



# Service Service Service



# Service Manual



Contents	Page
1 Technical Specifications	2
2 Safety Instructions, Warnings, and Notes	6
3 Directions for Use (not available)	7
4 Mechanical Instructions	8
5 Test Instructions Mono Board DVD-SD4.00SA_CH	23
5 Diagnostic Software Description	23
6 <i>Block Diagram and Testpoint Overview</i>	
Block Diagram	35
Testpoint Overview Mono Board	36
7 <i>Electrical Diagrams &amp; Pwb's</i>	<i>Diagr. PWB</i>
Front-End Proc. and Laser Supply (Diagram M1)	37 47-49
Front-End Processor Iguana (Diagram M2)	38 47-49
Front-End Loader Interface (Diagram M3)	39 47-49
Back-End Memory (Diagram M4)	40 47-49
Memory and Service Interface (Diagram M5)	41 47-49
Back-End Host Processor (Diagram M6)	42 47-49
Power Supply & A/V Interface (Diagram M7)	43 47-49
SACD Decoder (Diagram M8)	44 47-49
System Clocks (Diagram M9)	45 47-49
DAC Interface (Diagram M10)	46 47-49
8 Alignments (not available)	51
9 Circuit Description	51
List of Abbreviations	56
IC Data	57
10 Spare Part List	63

© Copyright 2002 Philips Consumer Electronics B.V. Eindhoven, The Netherlands.  
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, or otherwise without the prior permission of Philips.



# PHILIPS

# 1. Technical Specifications

## 1.1 Interfaces and Pin Assignments

SD4 00\_SA CH supports both configurations of single-disc and 5-disc changer SACD player. In table 1-1, interfaces or connectors stuffing options are given for applications of single-disc and 5-disc changer.

Table 1-1 Interfaces or connectors stuffing options

Disc Type	1100	1300	1301	1302	1500	1701	1702	1703	1704	1900	1012	1013
Single-disc	√	√	√	√	√		√	√	√			√
5-disc	√	√	√		√	√	√	√	√	√		√

The interfaces or connectors are placed on both PCB layers of top and bottom as shown in figure 1-1 and figure 1-2 respectively.




Figure 1-1 Interfaces placement on PCB top layer

Connector 1705 is an option for the usage of SACD1000 set only for connecting monoboard to front panel board. Connector 1701 is also an option for the monoboard power supply 12V/5V/3V3 in case of the requirements needed for further improvement on audio performance of SACD. Connector 1014 is for either DCU (Diagnostic Controller Unit) or BST (Boundary Scan Test) used by industrial only.




Figure 1-2 Interfaces placement on PCB bottom layer

## 1.2 Connections

### 1.2.1 Interface AV\_4.0 at Location 1703:

- 1. I<sup>2</sup>C\_SCL/SIODATA I<sup>2</sup>C SCL
- 2. I<sup>2</sup>C\_SDA/SIOCLK I<sup>2</sup>C SDA
- 3. SCART1 low blanking 1 (0/6/12V)
- 4. SCART0 low blanking 0 (0/6/12V)

- 5. B\_REF GND
- 6. B\_U B\_output
- 7. G\_REF GND
- 8. G\_Y G\_output
- 9. R\_REF GND
- 10. R\_V R\_output
- 11. Y\_REF GND
- 12. Y Y\_output
- 13. C\_REF GND
- 14. C C\_output
- 15. CVBS-REF GND
- 16. CVBS CVBS output
- 17. +3V3 Power supply +3V3
- 18. +3V3 Power supply +3V3
- 19. +5V Power supply +5V
- 20. +12V Power supply +12V
- 21. +12V Power supply +12V
- 22. MUTE Analogue output Mute
- 23. GND GND
- 24. PCMSCLK PCM Bit clock
- 25. PCMDATA0 PCM data 0
- 26. GND GND
- 27. PCMCLK PCM Clock
- 28. PCMLRCLK PCM Word clock
- 29. GND GND
- 30. SPDIF SPDIF output

### 1.2.2 Optional Interface AV\_1000 at Location 1012:

- 1. GND GND
- 2. 384FS DAC mastering clock
- 3. GND GND
- 4. SEL\_PCM/DSD\_LFE LFE channel (Ch-3)
- 5. GND GND
- 6. DATA\_CeLf/DSD\_CENTRE Front Centre channel (Ch-2)
- 7. GND GND
- 8. SEL\_PCM/DSD\_Rs Right surround (Ch-5)
- 9. GND GND
- 10. DATA\_LsRs/DSD\_Ls Left surround (Ch-4)
- 11. GND GND
- 12. SEL\_PCM/DSD\_RIGHT Front Right Channel (Ch-1)
- 13. GND GND
- 14. DATA\_LeRi/DSD\_LEFT Front Left Channel (Ch-0)
- 15. GND GND
- 16. WORK\_CLK/SEL\_DSD DSD stereo
- 17. GND GND
- 18. BIT\_CLK/DSD\_CLK DSD clock
- 19. GND GND
- 20. 256FS Audio Clock  
FS=32KHz, 44.1KHz, 48KHz and 96KHz
- 21. GND GND
- 22. SCL-DAC I<sup>2</sup>C SCL for DAC
- 23. SDA-DAC I<sup>2</sup>C SDA for DAC

24. GND GND

**1.2.3 Optional Power Supply Connector at Location 1701:**

- 1. +3V3 Power supply +3V3
- 2. +3V3 Power supply +3V3
- 3. +5V Power supply +5V
- 4. GND Ground
- 5. GND Ground
- 6. MGND Power ground
- 7. +12V Power supply +12

**1.2.4 Optional Connector of Sacd1000 Set (From Monoboard to Front Panel) at Location 1705:**

- 1. SCL I<sup>2</sup>C SCL
- 2. GND Ground
- 3. SDA I<sup>2</sup>C SDA
- 4. STB\_CONT Standby Control
- 5. P50 Project P5

**1.2.5 Interface AV\_SACHI at Location 1013:**

- 1. GND GND
- 2. 384FS DAC mastering clock  
16.9344MHz
- 3. GND GND
- 4. SEL\_PCM/DSD\_LFE LFE channel (Ch-3)
- 5. GND GND
- 6. DATA\_CeLf/DSD\_CENTRE Front Centre channel (Ch-2)
- 7. GND GND
- 8. SEL\_PCM/DSD\_Rs Right surround (Ch-5)
- 9. GND GND
- 10. DATA\_LsRs/DSD\_Ls Left surround (Ch-4)
- 11. GND GND
- 12. SEL\_PCM/DSD\_RIGHT Front Right Channel (Ch-1)
- 13. GND GND
- 14. DATA\_LeRi/DSD\_LEFT Front Left Channel (Ch-0)
- 15. GND GND
- 16. WORK\_CLK/SEL\_DSD DSD stereo
- 17. GND GND
- 18. BIT\_CLK/DSD\_CLK DSD clock
- 19. GND GND
- 20. 256FS Audio Clock  
FS=32KHz, 44.1KHz,  
48KHz and 96KHz
- 21. GND GND
- 22. SCL-DAC I2C SCL for DAC
- 23. SDA-DAC I2C SDA for DAC
- 24. GND GND
- 25. PCMDATA3/DSD\_PCM8 Option 1:PCMDATA3  
Option 2: DSD\_Ch7
- 26. GND GND
- 27. P50 P50 (I2C Slave Data Available  
Interrupt)
- 28. GPIO2 General I/O port 2  
Option 1 : Supporting 3  
control line type DAC,  
DAC\_CLK
- 29. GPIO3 General I/O port 3  
Option 1: Supporting 3 control  
line type DAC, DAC\_DATA
- 30. GPIO1 General I/O port  
Option 1: Supporting 3 control  
line type DAC, DAC\_C

**1.2.6 Karaoke Interface at Location 1702:**

- 1. KOKSCLK Karaoke PCM bit clock (I2S  
format)
- 2. +12V Power Supply +12V
- 3. KOKLRCLK Karaoke PCM left-right / word  
clock (I2S format)

- 4. GND Ground
- 5. KOKDATA Karaoke PCM data (I2S  
format)
- 6. GND Ground
- 7. KOKPCMCLK Karaoke PCM system clock  
(I2S format)
- 8. KOKVOCDDET Karaoke vocal detect signal

**1.2.7 Digital YUV Interface at Location 1704:**

- 1. GND Ground
- 2. SDA I2C SDA
- 3. SCL I2C SCL
- 4. Odd/Even
- 5. HSYNC Horizontal Sync
- 6. GND Ground
- 7. 27MHz Clock 27MHz Clock
- 8. GND Ground
- 9. YC0 Digital video bit 0
- 10. GND Ground
- 11. YC1 Digital video bit 1
- 12. GND Ground
- 13. YC2 Digital video bit 2
- 14. GND Ground
- 15. YC3 Digital video bit 3
- 16. +5V Power Supply +5V
- 17. YC4 Digital video bit 4
- 18. +3V3 Power Supply +3V3
- 19. YC5 Digital video bit 5
- 20. +3V3 Power Supply +3V3
- 21. YC6 Digital video bit 6
- 22. GND Ground
- 23. YC7 Digital video bit 7
- 24. GND Ground

**1.2.8 Service connector at Location 1500:**

- 1. TXD\_SER TXD service UART
- 2. SERVICE Service or normal mode select
- 3. RXD\_SER RXD service UART
- 4. RTS\_SER Not used (RTS service UART)
- 5. GND Ground
- 6. CTS\_SER Not used (CTS service UART)
- 7. +5V\_SER Positive 5V (isolated from  
internal +5V by ferrite bead)

**1.2.9 To Motor Driver Board Interface at Location 1900:**

- 1. TBL-POS Carousel Rotation Position  
Detection
- 2. I2CSCL I2C Clock
- 3. I2CSDA I2C Data
- 4. GND Ground
- 5. Clockwise\_CM Carousel Clockwise Rotation  
Control
- 6. Counterclockwise\_CM Carousel Counterclockwise  
Rotation Control
- 7. +5V +5V Power Supply
- 8. GND Ground
- 9. +12V +12V Power Supply
- 10. +12V +12V Power Supply
- 11. GND Ground

**1.3 Signal Specifications**

This the specification of all signals as described under "Connections"  
 H = +5V ±0.5V  
 h = 3V3 ±0.3V  
 L = 0V ±0.5V  
 l = 0V ±0.3V

Stby	: There is no standby mode at module level. The module operate in power-off and power-on only.	Service activation	: To activate service mode, this line is tied to GND
Standby control line	: Not available on module level.	<b>1.4 Performance:</b>	
P50	: Connection between front and A/V board, and can be used as P50 signal line. : The signal is not connected to the module electronics.	<b>1.4.1 Digital Output</b>	
Slow blanking scart	: This signal has three levels which depend on the level of the output ports SCART0 and SCART1. It will be converted by the external board to 0/6/12 voltage level use for scart function switching.	CDDA/LPCM	: according IEC60958
Audio mute	: Can be used for audio mute transistors during stop or power On/Off. : Mute on : 3V3 ±0V3 : Mute off: 0V ±0V3	MPEG1 is converted to LPCM	:
I2S data0 out	: I2S front data output. : Level - h / l	MPEG2, AC3 audio.MP3	: according IEC1937
I2S wordselect / I2S bitclock	: I2S timing signals : Level - h / l	DTS.	: according IEC61937 amendment 1.
I2S systemclock	: 256xFS audio systemclock. : Level - h / l	<b>1.4.2 I2S Output</b>	: Digital output level is 0V / 5V with GND as reference. To meet the standards a decouple circuit is necessary.
Clockwise/Counterclockwise_CM	: Carousel output for 5-Disc changer : Level - h / l	Resolution	: Up to 24bit.
TBL_POS	: Position sensor for carousel rotation of 5-disc changer : Level - h / l	Sample rate	: 32kHz / 44.1kHz / 48kHz / 64kHz / 88.2kHz / 96kHz / 128kHz / 176.4kHz / 192kHz.
LFE_SEL	: Low frequency effect selection for the A/V board. : LFE_SEL_low - l : LFE_SEL_high - h	Standard	: Philips I2S output
Center_on	: Switches the center audio to the scart output. : Center to scart - h : L/R to scart - l	Number of I2S outputs	: Basic 6 channels: Front / Surround / Center-LFE. : Additional 2 channels: downmix stereo
Karaoke	: I2S input - h / l : PCMCLK output - h / l	Deemphasis	: Internally processed by the module.
SPDIF out	: Digital audio output level - H / L	Audio source streams	: PCM / LPCM / MPEG1 / MPEG2 / AC3 / MP3 / DTS / MLP.
Hor. Sync	: Video Horizontal synchronisation : Level - h / l	Audio processing	: Dolby ProLogic decoder / Dolby surround downmix / SRS TruSurround / Circle Surround / TruBass.
DSD/PCM output	: Digital output for High End DAC : Level - h / l	<b>1.4.3 Analog Audio</b>	
I <sup>2</sup> C clock / I <sup>2</sup> C data	: I <sup>2</sup> C databus : Level - H / L at modules connectors	The module has no analog audio ouput.	: The analog audio specification will be determined by the external DAC circuit.
TXD / RXD / RTS / CTS	: Service UART to be connected direct to PC serial input. : Output levels - H / L : Input levels RS232 compliant	<b>1.4.4 Video.</b>	
		Standards	: The video output standard will follow the source material. : The OSD standard is switchable between PAL or NTSC.
		Outputs	: The module has 6 analog outputs in 4 formats: Y/C; CVBS; RGB / YUV. RGB / YUV component video signals share the same lines. Therefore, the module

- Specification.
- is unable to output both RGB and YUV simultaneous.
  - : The output comply fully with [PQR-IMS] Class III.
  - : DC level - sync bottom at  $0.43V \pm 10\%$  (100% white) and  $0.9V \pm 10\%$  (black).
  - : Output impedance - 75Ohm.
  - : The following specification points are significantly better than [PQR\_IMS]
  - : SNR on all video outputs is better than 65dB.
  - : Video bandwidth - 8MHz ( $\pm 3dB$ ) / 16MHz ( $\pm 3dB$ ) for STi5588 progressive scan.

## 2. Safety Instructions, Warnings, and Notes

### 2.1 Safety Instructions

#### 2.1.1 General Safety

Safety regulations require that during a repair:

- Connect the unit to the mains via an isolation transformer.
- Replace safety components, indicated by the symbol ▲, only by components identical to the original ones. Any other component substitution (other than original type) may increase risk of fire or electrical shock hazard.

Safety regulations require that after a repair, you must return the unit in its original condition. Pay, in particular, attention to the following points:

- Route the wires/cables correctly, and fix them with the mounted cable clamps.
- Check the insulation of the mains lead for external damage.
- Check the electrical DC resistance between the mains plug and the secondary side:
  1. Unplug the mains cord, and connect a wire between the two pins of the mains plug.
  2. Set the mains switch to the 'on' position (keep the mains cord unplugged!).
  3. Measure the resistance value between the mains plug and the front panel, controls, and chassis bottom.
  4. Repair or correct unit when the resistance measurement is less than 1 MΩ.
  5. Verify this, before you return the unit to the customer/user (ref. UL-standard no. 1492).
  6. Switch the unit 'off', and remove the wire between the two pins of the mains plug.

#### 2.1.2 Laser Safety

This unit employs a laser. Only qualified service personnel may remove the cover, or attempt to service this device (due to possible eye injury).

##### Laser Device Unit

Type	: Semiconductor laser GaAlAs
Wavelength	: 650 nm (DVD) : 780 nm (VCD/CD)
Output Power	: 20 mW (DVD+RW writing) : 0.8 mW (DVD reading) : 0.3 mW (VCD/CD reading)
Beam divergence	: 60 degree




Figure 2-1

**Note:** Use of controls or adjustments or performance of procedure other than those specified herein, may result in hazardous radiation exposure. Avoid direct exposure to beam.

### 2.2 Warnings

#### 2.2.1 General

- All ICs and many other semiconductors are susceptible to electrostatic discharges (ESD, ⚡). Careless handling during repair can reduce life drastically. Make sure that, during repair, you are at the same potential as the mass of the set by a wristband with resistance. Keep components and tools at this same potential. Available ESD protection equipment:
  - Complete kit ESD3 (small tablemat, wristband, connection box, extension cable and earth cable) 4822 310 10671.
  - Wristband tester 4822 344 13999.
- Be careful during measurements in the live voltage section. The primary side of the power supply (pos. 1005), including the heatsink, carries live mains voltage when you connect the player to the mains (even when the player is 'off!'). It is possible to touch copper tracks and/or components in this unshielded primary area, when you service the player. Service personnel must take precautions to prevent touching this area or components in this area. A 'lightning stroke' and a stripe-marked printing on the printed wiring board, indicate the primary side of the power supply.
- Never replace modules, or components, while the unit is 'on'.

#### 2.2.2 Laser

- The use of optical instruments with this product, will increase eye hazard.
- Only qualified service personnel may remove the cover or attempt to service this device, due to possible eye injury.
- Repair handling should take place as much as possible with a disc loaded inside the player.
- Text below is placed inside the unit, on the laser cover shield:

CAUTION VISIBLE AND INVISIBLE LASER RADIATION WHEN OPEN AVOID EXPOSURE TO BEAM  
 ADVARSEL SYNLIG OG USYNLIG LASERSTRÅLING VED ÅBNING UNNGÅ UDSÆTTELSE FOR STRÅLING  
 ADVARSEL SYNLIG OG USYNLIG LASERSTRÅLING NÅR DEKSEL ÅPNES UNNGÅ EKSPONERING FOR STRÅLEN  
 VARNING SYNLIG OG OSYNLIG LASERSTRÅLING NÅR DENNA DEL ÅR ÖPPNAD BETRÄKTA EJ STRÅLEN  
 VARO! AVATT AESSA OLET ALTTIINA NÄKYVÄLLE JA NÄKYMÄTTÖMÄLLE LASER SÄTEILYLLE. ÄLÄ KÄT SO SÄTEESEEN  
 VORSICHT SICHTBARE UND UNSICHTBARE LASERSTRAHLUNG WENN ABDECKUNG GEÖFFNET NICHT DEM STRAHL AUSSETZEN  
 DANGER VISIBLE AND INVISIBLE LASER RADIATION WHEN OPEN AVOID DIRECT EXPOSURE TO BEAM  
 ATTENTION RAYONNEMENT LASER VISIBLE ET INVISIBLE EN CAS D'OUVERTURE EXPOSITION DANGEREUSE AU FAISCEAU

Figure 2-2

#### 2.2.3 Notes

##### Dolby

Manufactured under licence from Dolby Laboratories. "Dolby", "Pro Logic" and the double-D symbol are trademarks of Dolby Laboratories. Confidential Unpublished Works. ©1992-1997 Dolby Laboratories, Inc. All rights reserved.




Figure 2-3

##### Trusurround

TRUSURROUND, SRS and symbol (fig 2-4) are trademarks of SRS Labs, Inc. TRUSURROUND technology is manufactured under licence from SRS labs, Inc.



Figure 2-4

### 3. Directions for Use

There is no DFU available

# 4. Mechanical Instructions

## 4.1 Dismantling Instruction




Figure 4-1



#### 4.1.1 Dismantling of DVD Mono Board

1. See Figure 4-1 for dismantling of DVD module.
2. Unlock the OPU conn 1100, Sledge motor conn 1301 and disc motor conn 1300 and remove the Flex connections.
3. Remove the wire connection to Tray motor conn 1302.
4. Remove 4 screws 10 to 13.
5. Remove the Mono Board

**Note:** Flex cables are very fragile, care should be taken during dismantling and when mounting, ensure that Flex cables are inserted properly into the Flex socket and locked.

#### 4.1.2 Opening of Tray Manually




Figure 4-2




Figure 4-3

It is possible to open the tray manually by moving the Slider in the position as shown in Figure 4-2 and Figure 4-3  
When the slider A is not accessible when a disc is loaded, unlock the tray by pressing the slider B inward as shown in

Figure 4-3. The Tray is now disengaged and can be pulled outwards.

When no disc is loaded, unlocking the Tray can also be done by moving the Slider A in the direction as shown in Figure 4-4 and pull the Tray outwards.




Figure 4-4

## 4.2 Service Hints

### 4.2.1 DVD Module

This module can be repaired as follows:

1. The VAL6011/14 is a combination of loading mechanism and DVD-mechanism. Both the mechanism is not a repairable unit and in case of failure it has to be replaced with a new loader VAL6011/14.

Note: When replacing with a new VAL6011/14 two solder joints have to be removed after connecting the OPU flex foil to the board.

The solder joints which shortcircuits the laser diodes to ground are for protection against ESD. Refer to Figure 4-5 and Figure 4-6 for location of solder points.




Figure 4-5




Figure 4-6

2. The mono board has to be repaired down to component level. Repair handling of the monoboard requires a workshop with sophisticated desoldering tools.

# 5. Test Instructions Mono Board DVD-SD4.00SA\_CH

## 5.1 General

- Impedance of measuring-equipment should be > 1MΩ.
- Most tests have to be done by software commands. Together with the software command you will find a Ref.# nbr. This is the number of the diagnostic nucleus used for this test. More detailed information can be find in the chapter "Diagnostic Nuclei".
- Levels: Most measurements are digital measurements. The signal levels specification in this document are defined as follows:
  - low:< 0.3V
  - high:> 3.0V
  - LOW:< 0.4V
  - HIGH:> 4.5V
- All the waveforms measurement carried out in these test instruction will be base on the testpoint indicated in the Monoboard schematic diagram in the service manual.

## 5.2 General Start-up Measurements

### 5.2.1 Supply Check:

Table 5-1 Supply check

Testpoint	Supply	Used by
F781	+3V3	Main supply voltage
F782	+5V	Main supply voltage
F783	+12V	Main supply voltage
F710	+3V3SA	Analog 3V3 front-end circuitry
F711	+3V3SD	Digital 3V3 front-end circuitry
F785	FUR-3V3	Digital 3V3 Furore2 interface circuitry
F784	+3V3ST	Digital 3V3 back-end circuitry
F724	3V3D	Digital 3V3 cicuitry
F787	FUR-1V8	Digital 1V8 Furore2 core circuitry
F786	VDDA-FUR	Analog 1V8 Furore2 circuitry
F717	+5VSA	Analog 5V front-end circuitry
F715	+5VSD	Digital 5V front-end circuitry
F721	+5VAV	Analog 5V back-end circuitry
F718	+5VD	Digital 5V back-end circuitry
F727	VDDSTA	Analog STi 55xx circuitry
F729	VDDSTC	Core STi 55xx circuitry
F725	VDDSTD	Digital STi 55xx circuitry

STi 55xx uses various power supply voltages that depend on which processor is being used

Table 5-2 Back-end processor

Back-end Processor	VDDSTA ( Analog )	VDDSTC ( Core )	VDDSTD ( Digital )
STi 5580	+2V5	+2V5	+2V5
STi 5588	+1V8	+1V8	+3V3
STi 5519	+2V5	+2V5	+2V5

The module operates in power-off and power-on only. There is no standby mode at module level. In power-off, the module does not response to any communication or signals. Before starting the measurement, ensure that all power supply are connected to the monoboard via connector 1703 or 1701 and that the PC interface cable is connected to the Service interface connector 1500 of the monoboard.

### 5.2.2 Reset Check:

To ensure a proper start-up of the monoboard, the back-end reset signal RESETh is required at the STi55xx input (testpoint F906) after power-on. To check the reset timing, measure the RESETh (testpoint F906) and the +3V3ST supply (testpoint F784), reset circuit trigger signal.




Figure 5-1 Reset

**Nb:** The RESETh rising edge should be at least 100msec after the +3V3ST (refer to Figure 5-1). If the reset input does not go high then check the reset circuit around transistor 7409.

### 5.2.3 Clock Check

To check the correct functioning of the STi55xx, we first have to check the presence of all clocks. All clocks to be measured with 0.02% tolerance.

Table 5-3 Clock check

Name	Testpoint	Frequency	Waveform
384FS	F042	16.9344MHz	Refer to Fig 5-3
27M_CLK_ST	F932	27MHz	Refer to Fig 5-2
PCM_CLK_ST	F885	11.2896MHz	Refer to Fig 5-5
Audio_CLK	F935	11.2896MHz	Refer to Fig 5-5
Iguana_CLK	F207	8.4672MHz	Refer to Fig 5-4




Figure 5-2 27M\_CLK




Figure 5-3 384FS




Figure 5-4 Iguana\_CLK




Figure 5-5 PCM\_ST\_CLK / Audio\_CLK

Table 5-4 PC connection

Connector pin	Signal
1500-1	TXT_SER (STi55xx out)
1500-2	SERVICE-mode select
1500-3	RXD_SER (STi55xx in)
1500-4	RTS_SER (Not in use)
1500-5	GND
1500-6	CTS_SER (Not in use)
1500-7	+5V_SER

Now start the terminal program. Make sure that the service-pin (pin 1500-2) of the  $\mu$ P is pulled low.

The terminal program of your PC should now display: "DVDv4 Diagnostic software version ...". This message already means that the  $\mu$ P is running. The first 5 commands from the diagnostic software will be carried out automatically during diagnostic start-up. The other commands can be carried out by selecting the "command input" and simply type the reference nbr. to do the test or select the "Menu - driven" test.

To be sure that the  $\mu$ P is able to run the diagnostic software, serial port will be checked during start-up.

Table 5-5 Serial port check

Ref. #	Reference Name	Remark
(1)	BasicSpAcc	Serial port Access test/initialisation
(2b)	BasicInterconSdram	Check SDRAM interconnection with CPU
(4)	BasicSdramWrR	Check Basic SDRAM memory

With this test, the serial communication is checked in both directions.

### 5.3 $\mu$ P Environment:

#### 5.3.1 General:

All the tests are carried out by software tests. To start the software tests, connect a PC to the serial bus of the STi55xx. Use connector 1500 for this connection:

**5.3.2 Memory Check:**

The  $\mu$ P has a data bus that is connected to a Flash and also internal link to the MPEG SDRAM interface.  
At start-up, the SDRAM bus is checked

**Table 5-6 Memory check**

Ref. #	Command Name	Remark
(2b)	BasicInterconSDRAM	Data and address bus Interconnection
6	PapChksFI	Checksum FLASH
16	CompSdramWrR	SDRAM Write Read

CompSdramWrR checks the complete SDRAM for failures inside the IC. The BasicInterconSDRAM check is done by writing & reading some well chosen patterns to all address and data interconnections of the SDRAM.  
The PapChksFI calculate and verify checksum of the FLASH. This includes the binary file checksum and the four modules.

**5.4 General I/O Port & Peripherals Check**

**5.4.1 I<sup>2</sup>C Bus / EEprom Check**

To access the EEprom, the I2C bus is used. So by writing and reading to the EEprom the chip and the bus is checked. With next commands a certain byte is written to the EEprom. The original information will always be written back into the EEprom.

**Table 5-7 EEprom check**

Ref. #	Command Name	Remark
11	PapI2cNvram	I2C NVRAM access

The complete Eeprom can also be checked on failures by writing to all addresses and reading back. This test takes a long time (110 sec).

**Table 5-8**


Ref. #	Command Name	Remark
15	PapNvramWrR	NVRAM Write Read

**5.4.2 Audio Clock Switch Check**


The internally generated Audio clock can be set to either 44.1 kHz (CD\_DA), 48 kHz (DVD) or 96 kHz (DVD). To check the different mode, use the following commands and measure the waveform as correct operation cannot be detected by the Diagnostic Software.

**Table 5-9 Audio clock switch check**

Ref #	Command Name	Remark	Test point	Frequency
7a	PapUclkAclC Cdda	$\mu$ Clock A_CLK in 44.1kHz mode ( Fig 5-4 )	T885	11.2896MHz 0.02%
7b	PapUclkAclC Dvd	$\mu$ ClockA_CLK in 48kHz mode ( Fig 5-5 )	T885	12.288MHz 0.02%
7c	PapUclkAclC Dvd96	$\mu$ Clock A_CLK in 96kHz mode ( Fig 5-6 )	T885	24.576MHz 0.02%



**Figure 5-6  $\mu$ Clock A\_CLK in 44.1kHz mode**



**Figure 5-7  $\mu$ ClockA\_CLK in 48kHz mode**




Figure 5-8  $\mu$ Clock A\_CLK in 96kHz mode

5.4.3 Audio Mute Check

Switch on the Mute circuit by sending next command:

Table 5-10 Audio mute check

Ref. #	Command Name	Remark
19a	AudioMuteOn	AudioMuteOn

Check the Mute output again at testpoint T798:  $3V3 \pm 10\%$   
Switch off the Mute circuit by sending next command

Table 5-11 Audio mute check

Ref. #	Command Name	Remark
19a	AudioMuteOff	AudioMuteOff

Check the Mute output at testpoint T798:  $0V \pm 0.3V$

5.4.4 Audio I2S Check

To check the audio output, connect a audio DAC (on the A/V board) to the I2S output and start-up the audio test. Look at the audio outputs from the A/V board for both sine and pink noise.

Table 5-12 Audio I2S check

Ref. #	Command Name	Remark	Audio outputs
21a	AudioSineOn	Audio Sine signal On	Audio Sine signal On
		Audio Sine signal Off	Sine, 1kHz on stereo Press stop button
20a	AudioPinkNoiseOn	Audio Pinknoise On	Pink Noise on 6 channels
20b	AudioPinkNoiseOff	Audio Pinknoise Off	

The audio signal (sine or pink noise) will also be present on the digital output (SPDif). This can be checked by connecting an amplifier with digital input.  
Check the I2S output.

Table 5-13 NameTestpointWaveform

Name	Testpoint	Waveform
PCMLRCLK	F886 / F021	Refer to Figure 5-9
PCMSCLK	F883 / F019	Refer to Figure 5-10
PCMDATA0	F884	Refer to Figure 5-11
DATA_LR/DSD_LEFT	F025	Refer to Figure 5-11
DATA_LsRs/DSD_Ls	F029	Refer to Figure 5-11
DATA_CL/DSD_CENTRE	F034	Refer to Figure 5-11
PCMCLK	F885 / F016	Refer to Figure 5-12
SPDIF	F719	Refer to Figure 5-13




Figure 5-9 PCMLRCLK




Figure 5-10 PCMSCLK




Figure 5-11 PCMDATA




Figure 5-12 PCMLCK




Figure 5-13 SPDIF

Alternatively, there is a check that can be done without A/V board.  
First, let the decoder generate pink noise on the audio outputs.

Table 5-14

Ref. #	Command Name	Remark
20a	AudioPinkNoiseOn	Audio Pinknoise On

Measure then these signals on level and frequency.

Table 5-15

Signal	Level between	Frequency
PCMLRCLK	low/high	48kHz 0.02%
PCMSCLK	low/high	3.072MHz 0.02%
PCMCLK	low/high	12.288MHz 0.02%
PCMDATA	low/high	N/A
SPDIF	LOW/HIGH	N/A

Put the pink noise off:

Table 5-16

Ref. #	Command Name	Remark
20b	AudioPinkNoiseOff	Audio Pinknoise Off

To switch the audio signal OFF, press the STOP button on the front.

Without A/V board, the switching levels are as follows:

- DATA\_LsRs and DATA\_CL switch between low and high for pink noise. For sine, this is low.
- PCMDATA0, PCMLRCLK, PCMCLK and PCMSCLK switches between low and high for both pink noise and sine.
- SPDIF switches between LOW and HIGH

### 5.5 VIDEO

#### 5.5.1 Video Output Check

Measure the DC voltages at all video-outputs at conn 1703 while the video signal is turned off:  $1V \pm 10\%$   
 Generate a color-bar via next software commands:

Ref. #	Command Name	Remark
23a	VideoColDencOn	Colourbar DENC ON
61a	VideoColOutRGB	RGB Colourbar
61b	VideoColOutYUV	YUV Colourbar
23b	VideoColDencOff	Colourbar DENC OFF

Check video output at the next testpoints:

Name	Testpoint	Waveform
R_VID (V)	F795	Refer to Figure 5-14 5-20
G_VID (Y)	F796	Refer to Figure 5-15
B_VID (U)	F799	Refer to Figure 5-16 5-21
CVBS_VID	F788	Refer to Figure 5-17
C_VID	F791	Refer to Figure 5-18
Y_VID	F792/F796	Refer to Figure 5-19




Figure 5-16 B\_VID (U) with video out at RGB




Figure 5-17 CVBS\_VID




Figure 5-18 C\_VID




Figure 5-14 R\_VID (V) with video out at RGB




Figure 5-15 G\_VID (Y) with video out at RGB






Figure 5-19 Y\_VID




Figure 5-21 B\_VID (U) with video out at YUV




Figure 5-20 R\_VID (V) with video out at YUV

5.5.2 Slow Blanking Scart

An additional part of the video-path is the scart function-switching test. The scart function-switching pin has three levels which depend on the level of the output ports SCART0 and SCART1. These latter two signals are driven by the output pins PIO3.6 and PIO3.7 of the STI55xx. Check the level of SCART0 and SCART1 with the following commands:

Table 5-17 Slow blanking scart

Ref. #	Command Name	Scart0 (PIO3.6)	Scart1 (PIO3.7)	Level on Pin 8 of scart
25a	VideoScartLo	1	1	0-2V
25b	VideoScartMi	0	1	4.5-7V
25c	VideoScartHi	0	0	9.5-12V

5.5.3 Video Hsync Check.

To measure the Video Hsync, the connector 1704 must be connected to the external video processing device such as high quality progressive scan codex and high quality Video DAC, else there will not be any waveform. To check for the Hsync, the following commands can be used:

Table 5-18 Video Hsync check

Ref. #	Command Name	Remark	Value	Waveform
23a	VideoColDencOn	ColourbarDENC ON	15.625 kHz 0.02% Vpeak-peak > 3V	Refer to Fig 5-22
61a	VideoColOutRGB	RGB Colourbar ON	15.625 kHz 0.02% Vpeak-peak > 3V	Refer to Fig 5-22
23b	VideoColDencOff	Colourbar DENC OFF	No measurements needed	




Figure 5-22 Video H Sync

Check Vref

Table 5-20 Vref check

Name	Testpoint	Value
Vref	F111	2.5V 0.3V

Play DVD test Disc and check I2S interface

Table 5-21 I2S interface check

Name	Testpoint	Value	Value
BE_BCLK	F200	6.0 MHz ± 0.1	Refer to Figure 5-23
BE_WCLK	F201	high	Refer to Figure 5-25
BE_DATA	F202	low	Refer to Figure 5-24
BE_FLAG	F203	low	No waveform
BE_V4	F255	low	No waveform
BE_SYNC	F256	low	No waveform

5.6 Servo

5.6.1 General Start-up Measurements:

Reset the Basic Engine part

Table 5-19 Reset basic engine part

Ref. #	Command Name	Remark
44	BeReset	Reset the Basic Engine

Check if the Servo Reset (RSTN) at testpoint F258 goes from low to high after executing BeReset commands.




Figure 5-23 BE\_BCLK




Figure 5-24 BE\_DATA




Figure 5-25 BE\_WCLK

5.6.2 Spindle Motor:

Before switching on the discmotor, check the following testpoints:

Table 5-22 Spindle motor check

Name	Testpoint	Value
STDBY_MOTOR	F308	low
MOTO1	F350	1V5 0.3

Switch the Discmotor ON/OFF with the following commands:

Table 5-23 Disc motor switching

Ref. #	Command Name	Remark
39a	BeDiscmotorOn	Discmotor on
39b	BeDiscmotorOff	Discmotor off

Check the following signals with the discmotor switched ON and without DVD Disc inserted.

Table 5-24 Disc motor switching

Name	Testpoint	Frequency
STDBY_MOTOR	F308	high
MOTO1	I241	4Vpp ± 0.5V Refer to Figure 5-26
A3	F301	Refer to Figure 5-27
A2	F302	Refer to Figure 5-27
A1	F303	Refer to Figure 5-27
T1	F210	Refer to Figure 5-28
T2	F211	Refer to Figure 5-28
T3	F212	Refer to Figure 5-28
H1+	F306	Refer to Figure 5-29
H1-	F304	Refer to Figure 5-29
H2+	F309	Refer to Figure 5-29
H2-	F305	Refer to Figure 5-29
H3+	F311	Refer to Figure 5-29
H3-	F313	Refer to Figure 5-29




Figure 5-26 Motor 1




Figure 5-27 A1-A2-A3




Figure 5-28 T1-T2-T3




Figure 5-29 H1+ ; H1- ; H2+ ; H2- ; H3+ ; H3-

When measurement is completed, switch the discmotor OFF before executing next command

5.6.3 Radial

Radial ON will only work when the PCB is connected to a CDM and DVD Disc is inserted.

Switch the Radial control ON/OFF with the following commands:

Table 5-25 Radial

Ref. #	Command Name	Remark
40a	BeRadialOn	Radial control on
40b	BeRadialOff	Radial control off

Check the following signals before Radial control ON/OFF

Table 5-26 Radial

Name	Testpoint	Value (Radial ON)
Rad -	F132	4.3V 0.5V
Rad +	F133	4.3V 0.5V
RA	F218	Refer to Figure 5-30 and 5-31




Figure 5-30 RA (BeRadialOff)




Figure 5-31 RA (BeRadialOn)

Visual check on the laser,when Radial control ON, if the laserlight is visible.

Once the check is completed,switch the Radial control OFF before executing next command

5.6.4 Sledge

Test need a DVD disc in the DVD player to operate properly. Use the following commands to move the sledge:

Table 5-27 Sledge

Ref. #	Command Name	Remark
41a	BeSledgeIn	Sledge inwards
41b	BeSledgeOut	Sledge outwards

Check for the waveform ( Figure 5-32 ) of SL at testpoint F219




Figure 5-32 SL

Check DC vtg on the following testpoint when Sledge at Inward / Outward position

Table 5-28 DC vtg check

Name	Testpoint	Value
SL -	F327	4.5V 0.5V
SL +	F326	4.5V 0.5V

Measure peak to peak signal on SL- and SL+ while moving sledge outwards.

Signal will only appear momentary during command BeSledgeOut

Table 5-29

Name	Testpoint	Waveform
SL -	F327	Refer to Figure 5-33
SL +	F326	Refer to Figure 5-33

Measure input sledge control (sledge in HOME position)

Table 5-30 Input sledge control

Name	Testpoint	Value
SINPHI	F347	1.5V 0.5V
COSPHI	F346	1.5V 0.5V




Figure 5-33 SL+ / SL- ( SLEDGE OUTWARDS )

5.6.5 Tray:

To open and close the tray use the following commands:

Table 5-31 Tray

Ref. #	Command Name	Remark
43a	BeTrayIn	Tray in
43b	BeTrayOut	Tray out

Measure voltage at the driver outputs of the BA5938FM for the tray closed.

Table 5-32 Tray closes

Name	Testpoint	Value (Tray closed)
TRAY -	F340	4.3V 2.0V
TRAY +	F338	4.3V 2.0V

Measure voltage and waveform at driver outputs while the tray is opening.

Table 5-33 Tray opens

Name	Testpoint	Value (Tray opening)
TRAY -	F340	2.0V 1.0V
TRAY +	F338	6.0V 1.0V




Figure 5-34 TRAY -




Figure 5-35 TRAY +

5.6.6 Focus

Test need a DVD disc in the DVD player to operate properly. To switch the Focus motor on/off, use the following commands:

Table 5-34 Focus motor switching

Ref. #	Command Name	Remark
38a	BeFocusOn	Focus on
38b	BefocusOff	Focus off

Measure the driver outputs of the BA5938FM for the Focus OFF.

Table 5-35 Focus motor switching

Name	Testpoint	Value (Focus OFF)
FOC -	F134	5V 0.5V
FOC +	F130	5V 0.5V
FO	F220	1.5V 0.3V

Switch the focus ON and measure again the driver outputs

Table 5-36 Focus motor switching

Name	Testpoint	Value	Waveform
FOC -	F134	1Vpp 0.2V	Refer to Figure 5-36
FOC +	F130	1Vpp 0.2V	Refer to Figure 5-36
FO	F220		Refer to Figure 5-37/38




Figure 5-36 FOC+ (BefocusOn)




Figure 5-37 FO (BefocusOff)

Measure DVDALAS outputs

Table 5-38 DVDALAS outputs

Name	Testpoint	Value
OA	F104	1V 10%
OB	F107	1V 10%
OC	F108	1V 10%
OD	F110	1V 10%
S1	F113	1V 10%
S2	F112	1V 10%

At output HFN, the following waveform can be measured :  
Refer to Figure 5-40




Figure 5-38 FO (BefocusOn)

Visual check on the laser, when Focus control ON, if the laserlight is visible.  
Once the check is completed, switch the focus control OFF before executing next command.

5.6.7 Hf Path

Play DVD Test Disc.  
Measure outputs of diodes Ax, B, C, D, E, F.

Table 5-37

Name	Testpoint	Value
Ax	F119	2.6V 0.2%
B	F127	2.6V 0.2%
C	F124	2.6V 0.2%
D	F122	2.6V 0.2%
E	F115	2.6V 0.2%
F	F117	2.6V 0.2%

At outputs of diodes A, B, C, D the following waveform can be measured: Refer to Figure 5-39




Figure 5-40 HFN / HFP




Figure 5-39 Output of diodes A,B,C,D

5.7 Diagnostic Software Description

5.7.1 Introduction

**Purpose**

This document describes all interfaces from the outside world to the diagnostic software, what is needed to use these interfaces and how to access them.

**Scope**

This document has been realised within the framework of the DVD video player.

5.7.2 Definitions and Abbreviations

**Definitions**

- Control PC Automatic test equipment, part of the production control system in the factory, to control the execution of Diagnostic Nuclei in the DVD player.
- Diagnostic Nucleus Part of the Diagnostic Software. Each nucleus contains an atomic and software independent diagnostic test, testing a functional part of the DVD player hardware on component level.
- Script Part of the Diagnostic Software. Each script contains a sequence of Diagnostic Nuclei to be executed.
- Service PC PC used by a service- or repair-person to communicate with the Diagnostic Software in the DVD player.

**Abbreviations**

- FDS Full Diagnostic Software

## 5.8 Overview of Interfaces

The table below shows an overview of the user interfaces of the Diagnostic Software. The table is based on logical interface, interfaces as seen from user perspective. A logical interface can use one or more physical interface components. The DVD has only a single RS232 port, implying that all interfaces using this port are mutually exclusive.

**Table 5-39 Interface overview**

Logical Interface	Description	Physical interface components
Menu Interface	Menu-driven activation of individual nuclei, used for Level 2/ Second Line diagnostic mode. Users are service or repair people	Service PC running a terminal emulation program, connected to the RS232 port of the DVD player Test pin
Command Line Interface	Used during Level 1 diagnostic mode. Used to send commands from the Control PC into the DVD hardware.	Control PC, running a control program (e.g. Asterix), connected to RS232 port of the DVD player Test pin
Script Interface	Used to execute Player Test Script (including reading the error log) and Dealer Test Script.	Local keyboard Local display
S2B interface	Used for S2B communication with the Basic Engine	Service PC, running a S2B monitor program, connected to the RS232 port of DVD player Test pin
Download Interface	Used to download diagnostic software into the DVD player	Service PC running a terminal emulation program, connected to the RS232 port of the DVD player Test pin

- In the next chapters the logical user interfaces are described in more detail including the exact use of the physical interface components.
- Front Panel Key Usage:**  
Some of the nuclei used in the diagnostic software require user intervention through the front panel key.

## 5.9 Description of Interfaces

### 5.9.1 Menu Interface

The menu interface is part of the Level 2 / Second Line diagnostic mode. Via the menu interface it is possible to control the execution of the Diagnostic Nuclei.

#### Set-up Physical Interface Components

Hardware required:

- Service PC
- one free COM port on the Service PC
- special cable to connect DVD player to Service PC

The service PC must have a terminal emulation program (e.g. OS2 WarpTerminal or Procomm /Windows Hyperterminal) installed and must have a free COM port (e.g. COM1). Activate the terminal emulation program and check that the port settings for the free COM port are: 19200 bps, 8 data bits, no parity, 1 stop bit and no flow control. The free COM port must be connected via a special cable to the RS232 port of the DVD

player. This special cable will also connect the test pin, which is available on the connector, to ground (i.e. activate test pin).

#### Activation

Switch the player on and the following text will appear on the screen of the terminal (program):

```
DVdV4 Diagnostic Software version 5.03
(M)enu, (C)ommand or (S)2B interface ? [M]:@ m <enter>

SDRAM Interconnection test passed
Basic SDRAM test passed
Slave Processor: SLAVE2

Press ENTER to go to Main Menu
CC: >
CL 26532053_045.eps
130502
```

**Figure 5-41**

- The first line indicates that the Diagnostic software has been activated and contains the version number of the diagnostic; this is also an indication that the first basic nucleus (nucleus number 1) has been executed successfully.
- The second line is the prompt asking the user to choose the interface format. Enter 'M' to select Menu mode and the next three lines are the successful result of the two subsequent basic tests (nuclei 2, 4 and the detection of the display type used by the panel respectively).
- The third line indicates the results of the shared SDRAM interconnection test.
- The fourth line indicates the results of the shared SDRAM read/write test.
- The fifth line indicates what front panel processor was connected to the monoboard. It could be one of the following: SLAVE2, SLAVE3, SLAVE 4, or Not Detected.
- The last line is the prompt ('CC>'). Press 'ENTER' key and the main menu will appear. For the layout of the menus, see chapter 'Layout of Menu and Submenu'

To switch between interfaces, the DVD player needs to be switched off and on again.

**Note:** For player that has no Mechanical power switch, it can be turned on by connecting the power-cable.

#### Usage

To select, type the number of the chosen menu-item at the prompt. Each entry must be terminated with a 'RETURN'. Invalid selections will cause an error message by the Menu Handler

#### Example:

```
Select > 99
Invalid menu choice, number out of range ER @
Press RETURN to continue ... @
CL 16532163_038.eps
230102
```

Result and output of an activated (and terminated) nucleus will be sent back to the service terminal. **Example:**

```
Select > 3
1601 Data line X is not connected to the SDRAM ER @
Press RETURN to continue ... @
CL 16532163_039.eps
230102
```

After the user presses a key, the current menu is rebuilt on screen.

Pressing "RETURN" at the prompt without any further input at the terminal will always rebuild the main menu.



**Termination**

The menu interface is terminated by switching off the DVD player.

**5.9.2 Command Line Interface**

The command line interface is part of level 1 diagnostic mode. Via a command line interface the execution of Diagnostic Nuclei can be controlled.

**Set-up Physical Interface Components**

Hardware required:

- Control PC
- one free COM port on the Control PC
- special cable to connect DVD player to the Control PC

The control PC must use the following port settings for the used COM port: 19200 bps, 8 data bits, no parity, 1 stop bit and no flow control. The control PC is connected with a special cable to the RS232 port of the DVD player. Via the same connection the test pin will be connected to ground.

**Activation**

After power on the next text will sent to the control PC

```
DVDv4 Diagnostic Software version 5.03
(M)enu, (C)ommand, or (S)2B interface ? [M]:@ C <enter>

SDRAM Interconnection test passed
Basic SDRAM test passed
Front Panel Processor: SLAVE2

DD: >
CL 26532053_073.eps
220502
```

The first line indicates that the Diagnostic software has been activated and contains the version number; this is also an indication that the first basic nucleus (nucleus number 1) has been executed successfully. The second line lets the user choose the interface format. Enter 'C' to select Command Mode and the next three lines are the successful result of the two subsequent basic tests (nuclei 2, 4 and the detection of the display type used by the panel respectively). If not all these messages appear on the terminal screen, then the related nucleus found an error. The last line is the prompt ("DD>"). The diagnostic software is now ready to receive commands.

**Note:** For player that has no Mechanical power switch, it can be turned on by connecting the power-cable.

**Usage**

The commands that can be given are the numbers of the nuclei. A command must be terminated with a <RETURN> character from the control PC. When typing commands, the backspace key can be used to make corrections. In case of typing errors in the command, an error message is returned. **Example:**

```
DD: > CompSdarmWrR? (Nuclei name cannot be accepted)
0001 Unknown command ER @
DD: >
CL 16532163_041.eps
230102
```

If the command (the nucleus number) is recognised, the nucleus is executed. Result and output of an activated (and terminated) nucleus will be sent back to the control PC according to the standard layout.

Example for a command without error:

```
DD: > 16 (Execute CompSdramWrR nuclei)
1600 OK @
DD: >
CL 16532163_042.eps
230102
```

Example for a command with error:

```
DD: > 16
1601 Address line X not connected to the SDRAM @
DD: >
CL 16532163_043.eps
230102
```

**Termination**

The command line interface is terminated by switching off the DVD player.

**5.9.3 S2B Interface****Set-up Physical Interface Components**

Hardware needed:

- Control PC
- one free COM port on the Control PC
- special cable to connect DVD player to Control PC
- S2B monitor tool running on the Control PC

**Activation**

To start the S2B interface, connect the RS232 cable to the Control PC in the correct manner. Then start the PC, start the monitor tool and start the DVD player; turn off the monitor tool, turn on S2B monitor tool. The S2B monitor tool now takes all communication.

The S2B interface is activated by sending the bit pattern 110x xxxx with the first character to the DVD player, when the user is asked to choose an interface type. The command handler will then activate the S2B pass-through nucleus. The character sent will be passed to this nucleus without loss.

**Note:** For player that has no Mechanical power switch, it can be turned on by connecting the power-cable.

**Termination**

To terminate S2B pass-through mode, switch off the DVD player.

**5.10 Script Interfaces**

This interface is used during execution of the Player Script and the Dealer Script to display output and error messages on the local display of the stand-alone DVD player.

The activation and the usage can refer to the respective stand-alone DVD player service manual

**5.10.1 Layout of Menu and Submenu****Layout Of Menus And Submenus For The Service Terminal**

NOTE: a symbol "--" in the menu layouts indicates that that specific menu choice will invoke the display of a submenu. This symbol will also be used in the implementation of the menus (i.e. the "--" will also appear in the user interface).

**Menus****MAIN MENU**

- 1 Audio...
- 2 Video...

- 3 Front Panel...
- 4 Basic Engine...
- 5 Processor Peripherals...
- 6 Error Log...
- 7 Furore...
- 8 Miscellaneous...

### First Level Submenus

#### MAIN > AUDIO MENU

- 1 Mute...
- 2 Pink Noise...
- 3 Sine Wave...
- 4 Digital Ports...
- 5 Ext. DAC Board...

#### MAIN > VIDEO MENU

- 1 Colourbar...
- 2 Scart...
- 3 Digital Port...

#### MAIN > FRONT PANEL MENU

- 1 Slave Processor...
- 2 VFT Display [30a]
- 3 LCD Display [30b]
- 4 LCD BkLight [30c]
- 5 Keyboard [27]
- 6 LEDs [29]
- 7 Remote Control [28]
- 8 P50 Check [60]

#### MAIN > BASIC ENGINE MENU

- 1 Reset [44]
- 2 Version [37]
- 3 S2B...
- 4 Loader Mechanism...
- 5 Special Diagnostics...

#### MAIN > PROCESSOR PERIPHERALS MENU

- 1 Clock...
- 2 Flash...
- 3 NVRAM...
- 4 SDRAM Write/Read [16]

#### MAIN > ERROR LOG MENU

- 1 Read Last Errors [31]
- 2 Read Error Bits [32]
- 3 Reset Error Log [33]

#### MAIN > FURORE MENU

- 1 SDRAM Write/Read [63]
- 2 SDRAM Write/Read [64]
- 3 Chip Revision ID [65]
- 3 Set Output High [84a]
- 3 Set Output Low [84b]
- 3 Reset [83]

#### MAIN > MISCELLANEOUS MENU

- 1 Statistics Info...
- 2 Read DVD Application version [46]

### Second Level Submenus

#### MAIN > AUDIO > MUTE MENU

- 1 Mute On [19a]
- 2 Mute Off [19b]

#### MAIN > AUDIO > PINK NOISE MENU

- 1 Pink Noise On [20a]
- 2 Pink Noise / Beep Tone Off [20b]
- 3 Beep Tone On [20c]

#### MAIN > AUDIO > SINE WAVE MENU

- 1 Audio Sine On [21a]
- 2 Audio Burst On [21b]

#### MAIN > AUDIO > DIGITAL PORTS MENU

- 1 LFE\_SEL High [56a]
- 2 LFE\_SEL Low [56b]

#### MAIN > AUDIO > EXT DAC BOARD MENU

- 1. DAC Reset [79]
- 2. I2C Test...
- 3. Clock...
- 4. Audio...
- 5. Low Power Standby...
- 6. DAC Mode...

#### MAIN > VIDEO > COLOURBAR MENU

- 1 Colourbar DENC On (PAL) [23a]
- 2 Colourbar DENC On (NTSC) [23c]
- 3 Colourbar DENC/MPEG Off [23b]
- 4 ProgressiveScan MPEG On [24a]
- 5 Enhanced YUV MPEG On [24b]
- 6 Set Video Out To RGB [61a]
- 7 Set Video Out To YUV [61b]

#### MAIN > VIDEO > SCART MENU

- 1 I2C Scart IC Check [54]
- 2 Scart To DVD [55a]
- 3 Scart Pass Through [55b]
- 4 Scart Pin 8 Low (0 to 2)V [25a]
- 5 Scart Pin 8 Mid (4.5 to 7)V [25b]
- 6 Scart Pin 8 Hi(9.5 to 12)V [25c]

#### MAIN > VIDEO > DIGITAL PORT MENU

- 1 Video Port Out 0xAA [17a]
- 2 Video Port Out 0x55 [17b]

#### MAIN > FRONT PANEL > SLAVE PROCESSOR MENU

- 1 Bus Comms Check [12]
- 2 S/W Version [26]

#### MAIN > BASIC ENGINE > S2B MENU

- 1 S2B Echo [13]
- 2 S2B Pass-Through [14]

#### MAIN > BASIC ENGINE > MECHANISM MENU

- 1 Disc Motor...
- 2 Laser...
- 3 Tray...
- 4 Focus...
- 5 Radial...
- 6 Sledge...
- 7 Grooves...

#### MAIN > BASIC ENGINE > SPECIAL DIAGNOSTICS MENU

- 1 Read FlashID [70]
- 2 ROM Checksum [71]
- 3 Scratch Detector Test [72]

#### MAIN > PROCESSOR PERIPHERALS > PCM CLOCK MENU

- 1 PCM\_CLK In CDDA Mode (11.3MHz) [8a]
- 2 PCM\_CLK In DVD Mode (12.3MHz) [8b]
- 3 PCM\_CLK In DVD96kHz Mode (24.6MHz) [8c]

#### MAIN > PROCESSOR PERIPHERALS > FLASH MENU

- 1 Verify FLASH Checksum [6]
- 2 Show FLASH Checksum [62]

#### MAIN > PROCESSOR PERIPHERALS > NVRAM MENU

- 1 I2C NVRAM Acces [11]
- 2 NVRAM Config [34]
- 3 NVRAM Reset [35]

- 4 NVRAM Modify [36]
- 5 NVRAM Read/Wr Test [15]

**MAIN > MISCELLANEOUS > STATISTICS INFO MENU**

- 1 Total Nr Of Times Tray Open [47a]
- 2 Total Time Power On [47b]
- 3 Total Play-Time CDDA & VCD [47c]
- 4 Total Play-Time DVD [47d]

**Third Level Submenus****MAIN > AUDIO > EXT DAC BOARD > I2C TEST MENU**

- 1. I2C Test [66a]
- 2. I2C Enable Pin On [66b]
- 3. I2C Enable Pin Off [66c]

**MAIN > AUDIO > EXT DAC BOARD > CLOCK MENU**

- 1. Clock Internal [67a]
- 2. Clock External [67b]
- 3. Clock Upsampling 192k (963 only) [82a]
- 4. Clock Upsampling 96k (963 only) [82b]
- 5. Clock Upsampling On (963 only) [82c]
- 6. Clock Upsampling Off (963 only) [82d]

**MAIN > AUDIO > EXT DAC BOARD > AUDIO**

- 1. Audio Pre-Mute On [68a]
- 2. Audio Pre-Mute Off [68b]
- 3. Audio Center On [69a]
- 4. Audio Center Off [69b]

**MAIN > AUDIO > EXT DAC BOARD > LOW POWER  
STANDBY**

- 1. Low Power Standby On [81a]
- 2. Low Power Standby Off [81b]

**MAIN > AUDIO > EXT DAC BOARD > DAC MODE MENU**

- 1. DAC CDDA Mode [80a]
- 2. DAC DVD48 Mode [80b]
- 3. DAC DVD96 Mode [80c]
- 4. DAC DSD Mode [80d]

**MAIN > BASIC ENGINE > MECHANISM > DISC MOTOR  
MENU**

- 1 Disc Motor On [39a]
- 2 Disc Motor Off [39b]

**MAIN > BASIC ENGINE > MECHANISM > LASER MENU**

- 1 CD Laser On [58a]
- 2 CD Laser Off [58b]
- 3 DVD Laser On [58c]
- 4 DVD Laser Off [58d]

**MAIN > BASIC ENGINE > MECHANISM > TRAY MENU**

- 1 Tray Open [43b]
- 2 Tray Close [43a]

**MAIN > BASIC ENGINE > MECHANISM > FOCUS MENU**

- 1 Focus On [38a] (load DVD first)
- 2 Focus Off [38b]

**MAIN > BASIC ENGINE > MECHANISM > RADIAL MENU**

- 1 Radial Control On [40a] (load DVD first)
- 2 Radial Control Off [40b]

**MAIN > BASIC ENGINE > MECHANISM > SLEDGE MENU**

- 1 Sledge Inwards [41a]
- 2 Sledge Outwards [41b]

**MAIN > BASIC ENGINE > MECHANISM > GROOVES (Uses  
DVD) MENU**

- 1 Jump To Inside Grooves [42a]
- 2 Jump To Middle Grooves [42b]

- 3 Jump To Outside Grooves [42c]

**Screen Layout With Menus**

When menus are used, no specific screen layout can be given: menu information will not be in a special format, except for the layout as mentioned in the previous paragraphs.

A typical menu session can look as follows:

```

DVDv4 Diagnostic Software version 5.03

(M)enu, (C)ommand or (S)2B interface ? [M]:@ <enter>
SDRAM Interconnection test passed
Basic SDRAM test passed
Slave Processor: SLAVE2

Press ENTER to go to main menu
CC: > <enter>

MAIN MENU
1. Audio ...
2. Video ...
3. Front Panel ...
4. Basic Engine ...
5. Processor Peripherals ...
7. Furore ...
8. Miscellaneous ...

Select > 4 <enter>

MAIN > BASIC ENGINE MENU
1. Reset [44]
2. Version [37]
3. S2B
4. Loader Mechanism ...
5. Special Diagnostics ...

Press Enter to go to Main Menu

Select > 5 <enter>

MAIN > BASIC ENGINE > SPECIAL DIAGNOSTIC MENU
1. Read flashID [70]
2. ROM checksum [71]
3. Scratch detector test [72]
Press Enter to go to Main Menu
CL 26532053_047.eps
240502

```

Figure 5-42

Depending on the height of the screen, the text will start scrolling off the top of the screen.

**Layout Of Results Diagnostic Nuclei On Control/service Pc**

Results returned from a Diagnostic Nucleus to the control/service PC will have a maximum length of 300 characters and are terminated by a CR character (included in the string length). The result has the following layout

< number >< string > [OK | ER] @< CR >

The use of the "@" enables the Asterix system on the Control PC to parse the output string of each nucleus into a database.

< number > is a 4-digit decimal number padded with leading zeros if its value is less than 4 digits. The first two digits identify the generating nucleus (or group of nuclei), the latter two digits indicate the error number.

< string > is a text string containing information about the result of the Diagnostic Nucleus.

< number > and < string > are defined in [SDD\_DN] in the output sections of each Nucleus.

Examples:

```

1. 0001 Unknown command ER @
2. 3100 OK @
3. 0901 Data line X is not connected to the DRAM ER @
4. Device ID: 0x01
   Manufac ID: 0xC2
   7000 OK @

```

CL 16532163\_045.eps  
230102

## 5.11 Diagnostic Nuclei

Each nucleus contains an atomic and independent diagnostic test, testing a functional part of the DVD player hardware on component level. Each Nucleus returns a result message to its caller. Some tests (e.g. generating a colour bar) can only return an "OK" result. Internal communication will be done via a uniform interface between the diagnostic Engine, Scripts and the Diagnostic Nuclei.

The diagnostic Engine can only operate if a certain (minimal) set of hardware is functioning properly. To test this set of hardware, a set of basic diagnostic nuclei is embedded in the DVD player. Each basic diagnostic nucleus will only test that part of the hardware which is required for execution of the diagnostic Engine, e.g. a RAM test will only test that part of RAM that is used by the diagnostic engine. After the Diagnostic Engine is operational it is possible to do a full RAM diagnostic. All basic diagnostic nuclei start with prefix 'Basic'.

In the overview each Diagnostic Nucleus consists of a reference number, a reference name and remarks. Reference number and name are coupled and one of them is enough for unique identification.

Table 5-40 Basic diagnostic nuclei

Ref. #	Reference Name	Remark
1	BasicSpAcc	Serial port Access test/ initialization
2a	BasicInterconDram	Data and address bus Interconnection (only for development)
2b	BasicInterconSdram	Data and address bus interconnection
3	BasicDramWrR	DRAM Write Read (only for development)
4	BasicSdramWrR	SDRAM Write Read

Table 5-41 Processor and peripherals

Ref. #	Reference Name	Remark
6	PapChksFl	Checksum FLASH
7a	PapUclkAclkCdda	uClock A_CLK in CD-DA mode
7b	PapUclkAclkDvd	uClock A_CLK in DVD mode
7c	PapUclkAclkDvd96	uClock A_CLK in DVD (96kHz) mode
10	PapFlashWrAcc	FLASH Write Access (only for development)
11	PapI2cNvram	I2C NVRAM access
12	PapI2cDisp	I2C Display PWB
13	PapS2bEcho	S2B Echo
14	PapS2bPass	S2B Pass-through
15	PapNvramWrR	NVRAM Write Read
62	PapChksSum	Show checksums stored in flash

Table 5-42 Components

Ref. #	Reference Name	Remark
16	CompSdramWrR	SDRAM Write Read

Table 5-43 Audio

Ref. #	Reference Name	Remark
19a	AudioMuteOn	Audio Mute On
19b	AudioMuteOff	Audio Mute Off
20a	AudioPinkNoiseOn	Audio Pinknoise On
20b	AudioPinkNoiseOff	Audio Pinknoise (or beep tone) Off
20c	AudioBeepToneOn	Audio Beep Tone On
21a	AudioSineOn	Audio Sine signal On/Off
21b	AudioSineBurst	Audio Sine signal Burst
56a	AudioLfePortHigh	Set the LFE_SEL port to HIGH
56b	AudioLfePortLow	Set the LFE_SEL port to LOW
65	DAC_I2C	Resets DAC and check I2C communication with DAC
66a	DAC_I2CEnable	Enable I2C communication to AV board
66b	DAC_I2CDisable	Disable I2C communication to AV board
67a	DAC_ClockInternal	Uses internal clock from monoboard for DAC (256fs)
67b	DAC_ClockExternal	Uses external clock for DAC (384fs)

Ref. #	Reference Name	Remark
68a	DAC_AudioPreMuteOn	Enable Audio Pre-mute pin
68b	DAC_AudioPreMuteOff	Disable Audio Pre-mute pin
69a	DAC_CenterOn	Enable Center on pin
69b	DAC_CenterOff	Disable Center on pin
79	DAC_Reset	Resets DAC
80a	DAC_ModeCDDA	Sets DAC to CDDA mode
80b	DAC_ModeDVD48	Sets DAC to DVD mode (48kHz)
80c	DAC_ModeDVD96	Sets DAC to DVD mode (96kHz)
80d	DAC_ModeDSD	Sets DAC to DSD mode
81a	DAC_LowPowerStandbyOn	Enable Low Power Standby
81b	DAC_LowPowerStandbyOff	Disable Low Power Standby
82a	DAC_UpsamplingFreq192k	Sets Upsampling frequency to 192kHz
82b	DAC_UpsamplingFreq96k	Sets Upsampling frequency to 96kHz
82c	DAC_UpsamplingOn	Enable upsampling
82d	DAC_UpsamplingOff	Disable upsampling

Table 5-44 Video

Ref. #	Reference Name	Remark
17a	VidPortOutAA	Output the value 0XAA at the Digital Video Interface Port
17b	VidPortOut55	Output the value 0X55 at the Digital Video Interface Port
23a	VideoColDencOnPAL	Colourbar (PAL) DENC On
23b	VideoColDencOff	Colourbar DENC Off
23c	VideoColDencOnNTSC	Colourbar (NTSC) DENC On
24a	VideoProgMPEGon	Progressive - DigitalVideo Colour Bar ON
24b	VideoYuvMPEGon	Enhanced YUV-DigitalVideo Colour Bar
25a	VideoScartLo	Scart Low
25b	VideoScartMi	Scart Medium
25c	VideoScartHi	Scart High
54	VideoScartSwComm	Scart Switch communication
55a	VideoScartSwDvd	Scart Switch Dvd
55b	VideoScartSwPass	Scart Switch Pass-through
57a	VideoScartPinLo	PIO-pins as used in 2A for Scart-switching
57b	VideoScartPinMi	PIO-pins as used in 2A for Scart-switching
57c	VideoScartPinHi	PIO-pins as used in 2A for Scart-switching
61a	VideoColOutRGB (ST5508)	Output RGB from ST5508
61b	VideoColOutYUV (ST5508)	Output YUV from ST5508

Ref. #	Reference Name	Remark
46	MiscApplVer	Read version of application software
47a	MiscTrayOpenNr	Read the number of times the tray opened
47b	MiscPowerOnTime	Read the total time the player's power has been on
47c	MiscPlayTimeCddaVcd	Read the Playtime of CDDA and VCD discs
47d	MiscPlayTimeDvd	Read the Playtime of DVD discs

Table 5-45 Display (slave processor)

Ref. #	Reference Name	Remark
26	DispVer	Version number
27	DispKeyb	Keyboard
28	DispRc	Remote Control
29	DispLed	LEDs
30a	DispDisplay	VFT Display test
30b	DispLCDisplay	LCD Display test
30c	DispLCDBkLight	LCD Backlight test
60	DispP50	P50 loopback test

Table 5-46 Log (Error logging in Nvram)

Ref. #	Reference Name	Remark
31	LogReadErr	Read last Errors
32	LogReadBits	Read errors Bits
33	LogReset	Reset

Table 5-47 Miscellaneous

Ref. #	Reference Name	Remark
34	MiscReadConfig	Read Configuration area from NVRAM
35	MiscNvramReset	NVRAM Reset
36	MiscNvramMod	Modify NVRAM contents

Table 5-48 Basic engine

Ref. #	Reference Name	Remark
37	BeVer	Version number
38a	BeFocusOn	Focus On
38b	BeFocusOff	Focus Off
39a	BeDiscmotorOn	Discmotor On
39b	BeDiscmotorOff	Discmotor Off
40a	BeRadialOn	Radial control On
40b	BeRadialOff	Radial control Off
41a	BeSledgeIn	Sledge Inwards
41b	BeSledgeOut	Sledge Outwards
42a	BeGroovesIn	jump Grooves to Inside
42b	BeGroovesMid	jump Grooves to Middle
42c	BeGroovesOut	jump Grooves to Outside
43a	BeTrayIn	Tray In
43b	BeTrayOut	Tray Out
44	BeReset	Reset Basic Engine
58a	LaserCdOn	CD Laser on
58b	LaserCdOff	CD Laser off
58c	LaserDvdOn	DVD Laser on
58d	LaserDvdOff	DVD Laser off
70	BedReadFlashID	Read flash memory manufacturer and device ID
71	BedCalcRomChecksum	Calculate ROM checksum
72	BedScratchTest	Test scratch detection circuit

Table 5-49 Furore IC

Ref. #	Reference Name	Remark
62	Furore_SdramWrR	Furore SDRAM Write Read test
63	Furore_SdramWrR Fast	Furore SDRAM interconnection test
64	Furore_Id	Furore version ID check
83	Furore_Reset	Furore reset
84a	Furore_High	Sets Furore output pins DSD_PCM0-9 to high
84b	Furore_Low	Sets Furore output pins DSD_PCM0-9 to low

Table 5-50 Karaoke (not available)

Ref. #	Reference Name	Remark
48a	KaraokeModeOff	Switch Karaoke mode off
48b	KaraokeModeOn	Switch Karaoke mode on
49	KaraokeMicInput	Check path from the microphone input to audio output
50a	KaraokeKeyOn	Set Karaoke Key to the maximum level (1200 cent)
50b	KaraokeKeyOff	Set Karaoke Key to flat octave (0 cent)
51a	KaraokeEchoOn	Set Echo Control function on
51b	KaraokeEchoOff	Set Echo Control function off

5.12.1 Audio Nuclei

Error code	Error text
1880	Test successful
1800	Test successful
1900	Test successful
1920	Test successful
2000	Test successful
2020	Test successful
2100	Test successful
5600	Test successful
5620	Test successful
7900	"Checksums = 0xA1, 0xB1, 0xC1, 0xD1"
7901	"DAC I2C bus busy"
7902	"DAC I2C expander "
8000	"Test successful"
8001	"DAC mode CDDA I2C bus busy before start"
8002	"DAC mode CDDA I2C connection failed"
8020	"Test successful"
8021	"DAC mode DVD48 I2C bus busy before start"
8022	"DAC mode DVD48 I2C connection failed"
8040	"Test successful"
8041	"DAC mode DVD96 I2C bus busy before start"
8042	"DAC mode DVD96 I2C connection failed"
8060	"Test successful"
8061	"DAC mode DSD I2C bus busy before start"
8062	"DAC mode DSD I2C connection failed"
8100	"Test successful"
8101	"Low Power Standby On I2C bus busy"
8102	"Low Power Standby On I2C connection failed"
8120	"Test successful"
8121	"Low Power Standby Off I2C bus busy"
8122	"Low Power Standby Off I2C connection failed"
8200	"Test successful"
8201	"DAC Upsample 192k I2C bus busy"
8202	"DAC Upsample 192k I2C connection failed"
8220	"Test successful"
8221	"DAC Upsample 96k I2C bus busy"
8222	"DAC Upsample 96k I2C connection failed"
8200	"Test successful"
8201	"DAC UpSample On bus busy"
8202	"DAC UpSample On I2C connection failed"
8200	"Test successful"
8201	"DAC UpSample Off bus busy"
8202	"DAC UpSample Off I2C connection failed"

## 5.12 Nuclei Error Codes

In the following tables the error description of the error codes will be described.

## 5.12.2 Basic Engine Nuclei

Error code	Error text
3900	Test successful
3901	"Parity error from Basic Engine to Serial"
3902	"Unexpected response from Basic Engine"
3903	"Communication time-out error"
3904	"Basic Engine returned error number 0xXX"
3921	"Parity error from Basic Engine to Serial"
3922	"Unexpected response from Basic Engine"
3923	"Communication time-out error"
3924	"Basic Engine returned error number 0xXX"
3800	Test successful
3801	"Parity error from Basic Engine to Serial"
3802	"Unexpected response from Basic Engine"
3803	"Communication time-out error"
3804	"Basic Engine returned error number 0xXX"
3805	"Focus loop could not be closed"
3820	Test successful
3821	"Parity error from Basic Engine to Serial"
3822	"Unexpected response from Basic Engine"
3823	"Communication time-out error"
3824	"Basic Engine returned error number 0xXX"
4200	Test successful
4201	"Parity error from Basic Engine to Serial"
4202	"Unexpected response from Basic Engine"
4203	"Communication time-out error"
4204	"Basic Engine returned error number 0xXX"
4205	"Sledge could not be moved to home position"
4206	"Focus loop could not be closed"
4207	"Motor not on speed within time-out"
4208	"Radial loop could not be closed"
4209	"PLL could not lock in accessing or tracking state"
4210	"Subcode or sector information could not be read"
4211	"Requested subcode item could not be found"
4212	"TOC could not be read in time"
4213	"Seek could not be performed"
4220	Test successful
4221	"Parity error from Basic Engine to Serial"
4222	"Unexpected response from Basic Engine"
4223	"Communication time-out error"
4224	"Basic Engine returned error number 0xXX"
4225	"Sledge could not be moved to home position"
4226	"Focus loop could not be closed"
4227	"Motor not on speed within time-out"
4228	"Radial loop could not be closed"
4229	"PLL could not lock in accessing or tracking state"
4230	"Subcode or sector information could not be read"
4231	"Requested subcode item could not be found"
4232	"TOC could not be read in time"
4233	"Seek could not be performed"
4240	Test successful
4241	"Parity error from Basic Engine to Serial"

Error code	Error text
4242	"Unexpected response from Basic Engine"
4243	"Communication time-out error"
4244	"Basic Engine returned error number 0xXX"
4245	"Sledge could not be moved to home position"
4246	"Focus loop could not be closed"
4247	"Motor not on speed within time-out"
4248	"Radial loop could not be closed"
4249	"PLL could not lock in accessing or tracking state"
4250	"Subcode or sector information could not be read"
4251	"Requested subcode item could not be found"
4252	"TOC could not be read in time"
4253	"Seek could not be performed"
4000	Test successful
4001	"Parity error from Basic Engine to Serial"
4002	"Unexpected response from Basic Engine"
4003	"Communication time-out error"
4004	"Basic Engine returned error number 0xXX"
4005	"Radial loop could not be closed"
4020	Test successful
4021	"Parity error from Basic Engine to Serial"
4022	"Unexpected response from Basic Engine"
4023	"Communication time-out error"
4024	"Basic Engine returned error number 0xXX"
4400	Test successful
4401	Test successful
4100	Test successful
4101	"Parity error from Basic Engine to Serial"
4102	"Unexpected response from Basic Engine"
4103	"Communication time-out error"
4104	"Basic Engine returned error number XX"
4120	Test successful
4121	"Parity error from Basic Engine to Serial"
4122	"Unexpected response from Basic Engine"
4123	"Communication time-out error"
4124	"Basic Engine returned error number XX"
4300	Test successful
4301	"Parity error from Basic Engine to Serial"
4302	"Unexpected response from Basic Engine"
4303	"Communication time-out error"
4304	"Basic Engine returned error number 0xXX"
4320	Test successful
4321	"Parity error from Basic Engine to Serial"
4322	"Unexpected response from Basic Engine"
4323	"Communication time-out error"
4324	"Basic Engine returned error number 0xXX"
3700	"Version: X.Y.Z"
3701	"Parity error from Basic Engine to Serial"
3702	"Unexpected response from Basic Engine"
3703	"Communication time-out error"
3704	"Basic Engine returned error number 0xXX"
5800	Test successful



Error code	Error text
5820	Test successful
5840	Test successful
5860	Test successful
5801	"Unexpected response from Basic Engine"
7000	"Manuf. ID: <XX>" "Device ID: <YY>"
7001	"Comm Test Failed"
7002	"Load Cmd Failed"
7003	"Load Dat Failed"
7004	"Run Cmd Failed"
7100	"ROM Checksum: XXXX"
7101	"Comm Test Failed"
7102	"Load Cmd Failed"
7103	"Load Dat Failed"
7104	"Run Cmd Failed"
7201	"Comm Test Failed"
7200	"Test successful"
7202	"Load Cmd Failed"
7203	"Load Dat Failed"
7204	"Run Cmd Failed"
7205	"Scratch circuit not OK"

### 5.12.3 Display PWB Nuclei

Error code	Error text
3000	"Test successful"
3001	"Disp not responding"
3002	"Disp key no response"
3003	"One or more patterns not correct"
3004	"Disp type invalid"
3020	"Test successful"
3021	"Disp not responding"
3022	"Disp key no response"
3023	"One or more patterns not correct"
3040	"Test successful"
3041	"Disp not responding"
3042	"Disp key no response"
3043	"One or more patterns not correct"
2700	"Model name in wich the test is running"
2701	"Disp key no response"
2702	"Disp not responding"
2707	"Stop key not pressed"
2708	"Pause key not pressed"
2709	"Play key not pressed"
2710	"Open/close key not pressed"
2713	"Previous key not pressed"
2714	"Next key not pressed"
2715	"More than one key not pressed"
2716	" Audio key not pressed"
2900	"Test successful"
2901	"Slave not responding"
2902	"Slave keyboard not responding"
2903	"Standby led not working"
2800	"Test successful"
2801	"Slave display controller not responding"
2802	"Slave keyboard not responding"
2803	"No key press received from remote control"

Error code	Error text
2600	"The ROM version of the slave processor = 0xXX, and the internal ID = 0xYY"
2601	"I2c bus busy"
2602	"I2c bus not working"
6000	P50 test
6001	"No readback on P50"
6002	"Disp not responding "
6003	"P50 readback error"

### 5.12.4 Processor & Peripherals Nuclei

Error code	Error text
700	Test successful
720	Test successful
740	Test successful
600	"All checksums are correct"
601	"Following checksum is faulty: BootCode1 Checksum is 0xY2 and is not correct (must be 0xZ2)"
601	"This test is not available when stand-alone compiled"
6200	"Checksums = 0xA1, 0xB1, 0xC1, 0xD1"
6201	"This test is not available when stand-alone compiled"
1000	Test successful
1001	Test successful
1020	Test successful
1021	Test successful
1100	Test successful
1104	"NVRAM reply time-out"
1200	Test successful
1202	"Slave bus not working"
1203	"Slave controller not responding"
1204	"Slave response is not correct"
5900	Test successful
5901	"I2c bus busy"
5902	"I2c bus not working"
5904	"DTS chip response not correct"
1300	Test successful
1301	"Parity error from basic engine to serial"
1302	"Parity error from serial to basic engine"
1303	"No communication between serial and basic engine"
1304	"Communication time-out error"
1600	Test successful
1601	"The DVD SDRAM is faulty"

## 5.12.5 Log Nuclei

Error code	Error text
3100	"Show error log"
3101	"Error log is invalid"
3102	"Error log could not be read from NVRAM"
3103	"I2C bus busy before start"
3200	"Show error bit"
3201	"Error log is invalid"
3202	"I2C bus busy before start"
3203	"Error log could not be read from NVRAM"
3300	"Error log is cleared"
3301	"Error log could not be cleared"
3302	"I2C bus busy before start"

## 5.12.6 Miscellaneous Nuclei

Error code	Error text
3400	Test successful
3401	"The configuration data could not be read from NVRAM"
3402	"I2C bus busy before start"
3500	"NVRAM is cleared"
3501	"The NVRAM could not be reset."
3502	"I2C bus busy before start"
3600	"NVRAM contents updated."
	"NVRAM contents and configuration checksum updated."
3601	"NVRAM contents could not be updated."
3602	"I2C bus busy before start"
3603	"NVRAM contents could not be read"
3604	"NVRAM not accessible."
3605	"NVRAM checksum could not be updated."
1500	Test successful
1502	"NVRAM access time-out"
1504	"NVRAM fails"
5400	Test successful
5401	"I2c bus busy"
5402	"I2c bus not working"
5403	"Scart switch controller not responding"
5404	"Scart switch controller response not correct"
5500	Test successful
5501	"I2c bus busy"
5502	"I2c bus not working"
5520	Test successful
5521	"I2c bus busy"
5522	"I2c bus not working"
5523	"Scart switch controller not responding"
5200	Test successful
5201	"I2c bus busy"
5202	"I2c bus not working"
5300	Test successful

Error code	Error text
5301	"I2c bus busy"
5302	"I2c bus not working"
5320	Test successful
5321	"I2c bus busy"
5322	"I2c bus not working"
4700	"Number of times Tray went Open : XX"
4701	The total number of times tray went open could not be read from NVRAM.
4702	I2C bus busy before start
4720	"Total Power On time (minutes) : XX"
4721	The total power-on time could not be read from NVRAM.
4722	I2C bus busy before start
4740	"Total CDDA & VCD disks Play-time (minutes) : XX"
4741	The playtime of CDDA & VCD disks could not be read from NVRAM.
4742	I2C bus busy before start
4760	"Total DVD disks Play-time (minutes) : XX"
4761	The playtime of DVD disks could not be read from NVRAM.
4762	I2C bus busy before start
4600	"Version of Application Software : XX"
4601	"The application version could not be read from NVRAM."
4602	"I2C bus busy before start"

## 5.12.7 Video Nuclei

Error code	Error text
2300	Test successful
2320	Test successful
2340	Test successful
2400	Test successful
2401	"I2c bus busy"
2421	"I2c bus busy"
2441	"I2c bus busy"
2500	Test successful
2501	"I2c bus busy"
2502	"I2c bus not working"
2520	Test successful
2521	"I2c bus busy"
2522	"I2c bus not working"
2540	Test successful
2541	"I2c bus busy"
2542	"I2c bus not working"
6100	Test successful
6100	Test successful

## 5.12.8 Furore Nuclei


Error code	Error text
8300	"Test successful"
8301	"Invalid Version ID read. "
8400	"Test successful"
8420	"Test successful"

# 6. Block Diagram

## Block Diagram


MERCURY 2 LOADER  
VAL6011/14

SD4.00SA\_CH MONOBOARD




Testpoint Overview

F013 C2	F028 C10	F043 B11	F105 E6	F121 I8	F137 G5	F163 E7	F188 I8	F204 E5	F222 D5	F240 E2	F258 E2	F280 H4	F295 F3	F316 H4	F342 D5	F414 E9	F650 H7	F779 B6	F934 B13
F014 C2	F029 B10	F044 B9	F106 E7	F122 E7	F138 H5	F164 E7	F189 I8	F206 G5	F223 D3	F241 G5	F259 E2	F281 G4	F300 G1	F318 F2	F343 D5	F415 D12	F651 H7	F780 H13	F935 D11
F015 C10	F030 B10	F050 C12	F107 E5	F123 H5	F139 H5	F166 E6	F190 E7	F207 F5	F224 E2	F242 E1	F260 E2	F282 H4	F301 I2	F319 H8	F344 H2	F416 F11	F652 G7	F781 I1	T001 C2
F016 B10	F031 C10	F051 C12	F108 E5	F124 E7	F140 H7	F168 G5	F191 F5	F208 G3	F225 E2	F243 E2	F261 F2	F283 G4	F302 I3	F320 F2	F346 G2	F417 D9	F653 H7	F782 I4	T002 D2
F017 B11	F032 B10	F052 C12	F109 F7	F125 H5	F141 H5	F169 E6	F192 F5	F209 G2	F226 E5	F244 E2	F263 E1	F284 H4	F303 I2	F321 F2	F347 G3	F418 F11	F654 H7	F783 A8	T003 D2
F018 C10	F033 C9	F053 D12	F110 H4	F127 E7	F142 H7	F170 G5	F193 G6	F210 F5	F227 D5	F245 E2	F264 E2	F285 G4	F304 I3	F322 F2	F348 G1	F419 C9	F655 G10	F784 H7	T004 D2
F019 B10	F034 B9	F054 C12	F111 G7	F128 H5	F143 G5	F171 D4	F194 G6	F211 G5	F229 D6	F246 E2	F265 F2	F286 H3	F305 I2	F323 F2	F349 F1	F420 C9	F656 G10	F785 C7	T005 D2
F020 C10	F035 C9	F056 C12	F112 G5	F129 H6	F144 G7	F172 G7	F195 D9	F212 G5	F230 D5	F247 C2	F266 F2	F287 G3	F306 I3	F325 I3	F350 H4	F422 E12	F700 G6	F786 D7	T006 D2
F021 B10	F036 B11	F057 C12	F113 G5	F130 F6	F145 F6	F173 H6	F196 I8	F213 F5	F231 D5	F248 C3	F267 F2	F288 H3	F307 I2	F326 G1	F352 G2	F423 C10	F701 F6	F787 D7	T007 D3
F022 B11	F037 B11	F060 E13	F115 E7	F131 H6	F146 H5	F177 G7	F197 E7	F214 E5	F234 F3	F250 F2	F270 E5	F289 G3	F308 H3	F327 F3	F400 D11	F427 E10	F702 F6	F788 B6	T008 D3
F023 E7	F038 C11	F100 G5	F116 G5	F132 F5	F147 F7	F179 E7	F198 F7	F215 E5	F235 F3	F252 F1	F271 E5	F290 H3	F309 H3	F329 F1	F401 D11	F428 E10	F703 B6	F789 B5	T009 D3
F024 C10	F039 C11	F101 E5	F117 F7	F133 G5	F156 E6	F180 F7	F200 G4	F218 D6	F236 G4	F253 E1	F272 E5	F291 F3	F310 G1	F335 I3	F402 E12	F429 E12	F704 H6	F790 B5	T010 B2
F025 B10	F040 B11	F102 G6	F118 G6	F134 E6	F157 E6	F182 F7	F201 G4	F219 D6	F237 G4	F254 E1	F273 E2	F292 E5	F311 H2	F337 H2	F410 D4	F430 F12	F705 H6	F791 B5	T011 C3
F026 C10	F041 C11	F103 G6	F119 F6	F135 G6	F158 E6	F183 E6	F202 G5	F220 D5	F238 G5	F255 G2	F278 D5	F293 G4	F312 H4	F338 H1	F411 C4	F431 H2	F706 B5	F792 B5	T012 D3
F027 B10	F042 B9	F104 H5	F120 H5	F136 F7	F159 E6	F184 F7	F203 G5	F221 D5	F239 G5	F256 F2	F279 D5	F294 F7	F313 H3	F340 H1	F412 C3	F432 C3	F707 B4	F793 B5	T013 D3




# 7. Electrical Diagrams and PWB's

## Front-End Processor and Laser Supply



- 1100 G1
- 2100 A10
- 2101 F4
- 2102 B10
- 2103 F4
- 2104 B2
- 2105 B5
- 2106 B4
- 2107 B3
- 2108 C12
- 2109 C11
- 2110 F5
- 2112 D11
- 2113 D7
- 2114 E12
- 2115 F5
- 2116 E12
- 2117 F8
- 2118 G11
- 2119 G10
- 2120 G9
- 2121 G6
- 2122 F3
- 2123 E3
- 2124 I2
- 2125 F4
- 2126 F4
- 2127 F5
- 2128 F5
- 2129 G7
- 2131 B8
- 2132 G10
- 2133 B5
- 2134 C10
- 2135 C10
- 2137 H8
- 2139 D2
- 2140 H7
- 2141 H10
- 2142 I8
- 2143 I11
- 2144 I8
- 2145 I12
- 2146 I4
- 2147 B6
- 3100 B2
- 3101 B3
- 3102 B4
- 3103 B6
- 3104 B8
- 3105 B10
- 3106 B6
- 3107 B10
- 3108 B4
- 3110 C2
- 3111 C3
- 3112 C4
- 3113 C5
- 3114 C6
- 3116 C3
- 3117 C4
- 3118 C12
- 3119 D12
- 3120 D12
- 3121 D12
- 3122 E3
- 3123 D12
- 3124 E3
- 3125 D12
- 3126 F7
- 3127 G9
- 3128 G11
- 3129 G10
- 3130 G6
- 3131 G6
- 3132 G3
- 3133 H4
- 3134 I4
- 3136 H3
- 3138 I5
- 3142 E3
- 3143 E3
- 3144 E3
- 3145 E3
- 3146 F3
- 3147 F3
- 3149 A11
- 3150 B11
- 3152 H7
- 3153 H8
- 3154 H10
- 3155 H11
- 3156 I8
- 3157 I12
- 3158 I7
- 3159 I7
- 3160 I10
- 3161 I11
- 3162 H6
- 3163 H10
- 4100 F12
- 4103 H2
- 4104 D3
- 5100 B12
- 5101 G11
- 5102 G9
- 6100 B3
- 6101 C3
- 7100-A B3
- 7100-B C4
- 7101-A B5
- 7102 H3
- 7108 I4
- 7109 B5
- 7110 H7
- 7111 H10
- 7100 A11
- 7101 B11
- 7102 B11
- 7103 B11
- 7104 C12
- 7105 B2
- 7106 D3
- 7107 D12
- 7108 D12
- 7109 D3
- 7110 D12
- 7111 F3
- 7112 D12
- 7113 D12
- 7115 E3
- 7116 B10
- 7117 E3
- 7118 B10
- 7119 C11
- 7120 C11
- 7121 F12
- 7122 E3
- 7123 D11
- 7124 E3
- 7125 D11
- 7127 F3
- 7128 D11
- 7129 D11
- 7130 G3
- 7131 D11
- 7132 G3
- 7133 G3
- 7134 G3
- 7135 B9
- 7136 F9
- 7137 F9
- 7138 F9
- 7139 F10
- 7140 F10
- 7141 F10
- 7142 F10
- 7143 F10
- 7144 G11
- 7145 F3
- 7146 F13
- 7147 F3
- 7156 B3
- 7157 B2
- 7158 B3
- 7159 B3
- 7164 C4
- 7166 C3
- 7168 B6
- 7169 C4
- 7170 B6
- 7171 A6
- 7172 E11
- 7173 E11
- 7177 F11
- 7179 D3
- 7180 F3
- 7182 E4
- 7183 E4
- 7184 E4
- 7188 H5
- 7189 H4
- 7190 H2
- 7191 H7
- 7192 I7
- 7193 H10
- 7194 I11
- 7195 I12
- 7196 G6
- 7197 E3
- 7198 F8

Front-End Processor Iguana




1200 A3	3289 M15
1201 G3	3290 M15
1200 B12	3291 M15
12201 B12	3293 N24
12202 B13	3294 P9
12203 B13	4200 N9
12204 C12	4201 P11
12205 C12	4203 C23
12206 F14	4204 D14
12207 C13	4205 D13
12208 C13	5200 D5
12209 C14	5201 D5
12210 E14	5202 H2
12211 E14	5203 I19
12212 C15	5204 I20
12213 C15	7101-B M23
12214 C16	7200 B19
12215 D3	7201 C21
12216 E23	7202-A E22
12217 E3	7202-B D24
12218 F23	7203-A D18
12219 G3	7203-B E20
12220 G3	7204 D20
12221 I20	7207 I10
12222 J15	7208 I19
12223 M14	7209 N22
12224 M14	F200 C6
12225 M16	F201 C6
12226 M16	F202 C6
12227 N2	F203 C6
12228 N2	F204 I5
12229 N3	F206 E4
12230 N4	F207 G5
12231 N4	F208 E5
12232 N4	F209 E5
12233 N22	F210 F5
12234 P3	F211 F5
12235 P3	F212 G5
12236 P3	F213 G5
12237 P4	F214 L5
12238 P4	F215 K5
12239 I3	F218 O6
12240 M24	F219 O6
12241 N24	F220 O6
12242 N4	F221 O6
12243 A10	F222 P6
12244 B20	F223 O10
12245 A8	F224 K14
12246 A10	F225 K14
12247 B5	F226 K5
12248 B10	F227 K5
12249 B20	F229 O3
12250 B8	F230 O3
12251 B7	F231 O3
12252 B7	F234 G15
12253 B10	F235 F15
12254 B10	F236 E7
12255 B10	F237 E7
12256 C10	F238 E7
12257 C8	F241 E5
12258 C10	F242 F20
12259 C23	F243 K15
12260 C7	F244 L15
12261 C10	F245 K14
12262 C10	F246 L14
12263 C10	F247 I18
12264 P18	F248 P18
12265 D22	F250 B19
12266 D7	F252 D18
12267 D10	F253 E18
12268 A D6	F254 E19
12269 D18	F255 F16
12270 D20	F256 G16
12271 D7	F258 K15
12272 D21	F259 K15
12273 D23	F260 D21
12274 E18	F261 D23
12275 E23	F263 D20
12276 E19	F264 C20
12277 E24	F265 D21
12278 F4	F266 E24
12279 F19	F267 D22
12280 F20	F270 K4
12281 F15	F271 M22
12282 G15	F272 M21
12283 G4	F273 M24
12284 I4	F278 N6
12285 J18	F279 N6
12286 B H15	F280 D8
12287 J2	F281 D8
12288 J14	F282 D8
12289 J14	F283 D8
12290 L23	F284 D9
12291 L22	F285 D9
12292 N5	F286 D9
12293 N22	F287 D9
12294 N20	F288 D9
12295 O5	F289 D9
12296 O5	F290 D9
12297 O5	F291 G15
12298 O5	F292 N22
12299 N5	F293 D23
12300 P5	F294 P10
12301 O11	F295 D14
12302 P7	
12303 P10	
12304 P10	
12305 P11	
12306 P7	
12307 G7	
12308 N11	
12309 L4	
12310 L5	
12311 M15	

BARE BOARD : 3139 243 34065

CL 26532053\_026.eps 260402

Front-End Loader Interface



**M3** Front-end Loader Interface

DISC MOTOR CONTROL TO //FROM LOADER

SLEDGE MOTOR CTRL TO //FROM LOADER

TRAY MOTOR TO //FROM LOADER

DISC TYPE	3345	3323
SINGLE DISC	X	✓
5-DISC CHANGER	✓	X


\* OPTION  
 ▽ DC Vtg measured in STOP MODE

BARE BOARD : 3139 243 34065

CL 26532053\_027.eps  
 260402

- 1300 A2
- 1301 F2
- 1302 I2
- 2300 A11
- 2301 B14
- 2302 D14
- 2303 D13
- 2304 D5
- 2305 E9
- 2306 F9
- 2307 K12
- 2308 K3
- 2309 K4
- 2310 K4
- 2311 K14
- 2312 F5
- 2313 H2
- 2314 I5
- 2315 F14
- 2316 F15
- 2317 A6
- 2318 A7
- 2319 A8
- 2320 F13
- 2321 D5
- 2322 G8
- 2323 H8
- 3300 A13
- 3301 A13
- 3302 A14
- 3304 C3
- 3305 C16
- 3306 D13
- 3307 D14
- 3308 D3
- 3309 D16
- 3310 D4
- 3312 F4
- 3313 G4
- 3315 G13
- 3316 G13
- 3317 H13
- 3319 I4
- 3321 K13
- 3322 I16
- 3323 I4
- 3324 I14
- 3325 J16
- 3326 J14
- 3327 J14
- 3328 K15
- 3332 D6
- 3333 D7
- 3334 D7
- 3336 J15
- 3337 J15
- 3338 A15
- 3339 E14
- 3340 H13
- 3341 H8
- 3342 F11
- 3343 H14
- 3344 H16
- 3345 K5
- 3346 A14
- 4301 C13
- 4303 G16
- 4304 G16
- 5300 J3
- 5301 J3
- 5302 J3
- 6300 B15
- 6301 B16
- 6302 A16
- 7300 A9
- 7301-A G5
- 7301-B E4
- 7303 F9
- 7305 F14
- F300 H9
- F301 A2
- F302 A2
- F303 B2
- F304 B2
- F305 B2
- F306 B2
- F307 C2
- F308 C13
- F309 C2
- F310 I8
- F311 C2
- F312 C13
- F313 C2
- F316 C13
- F318 J14
- F319 H2
- F320 H2
- F322 G2
- F323 G2
- F325 A14
- F326 F2
- F327 F2
- F329 F13
- F330 B14
- F332 J2
- F333 J2
- F334 J2
- F335 B14
- F337 J2
- F342 K10
- F343 K10
- F344 D2
- F346 E5
- F347 H5
- F348 D5
- F349 G4
- F350 C13
- F352 H13

Memory




- 2400 B11
- 2401 B13
- 2402 B9
- 2403 B11
- 2405 B4
- 2408 B16
- 2410 E17
- 2411 G17
- 2412 F15
- 2413 I16
- 2414 I17
- 2415 I11
- 2417 J13
- 2418 K16
- 3401 H1
- 3402 H16
- 3403 H6
- 3404 H16
- 3405 H15
- 3406 J12
- 3407 I14
- 3409 J2
- 3411 J14
- 3412 J11
- 3413 I16
- 3414 K16
- 4400 A16
- 4401 A16
- 4405 K4
- 5401 E17
- 5402 F17
- 5403 E14
- 6400 I13
- 7400 B15
- 7401 B11
- 7402 B3
- 7403 B7
- 7404 I16
- 7405 I14
- 7406-A J3
- 7406-B J8
- 7406-C J5
- 7406-D J6
- 7409 J12
- 7412 K14
- 7413 J16
- F400 H4
- F401 H2
- F402 H2
- F410 B16
- F411 C15
- F412 D17
- F413 H11
- F414 K6
- F415 H7
- F416 E17
- F417 F17
- F418 E15
- F419 J11
- F420 I13
- F422 H17
- F423 J16
- F427 K2
- F428 G5
- F429 G9

\* OPTION  
 V DC Vtg measured in STOP MODE  
 BARE BOARD : 3139 243 34065



Memory and Service Interface




- 1500 G17
- 1501 P22
- 2500 C6
- 2501 C4
- 2504 C6
- 2505 C12
- 2506 C14
- 2507 D4
- 2510 D6
- 2511 C12
- 2512 C14
- 2513 D4
- 2516 D6
- 2517 D6
- 2518 D12
- 2519 D14
- 2520 D12
- 2521 E21
- 2522 F18
- 2523 I20
- 2524 L12
- 2525 L13
- 2526 N6
- 2527 M9
- 2528 M2
- 2529 O13
- 2530 P21
- 2531 P23
- 2532 O25
- 2533 O18
- 3501 B20
- 3502 B12
- 3503 B21
- 3504 C21
- 3505 C22
- 3506 D22
- 3507 C4
- 3508 K2
- 3509 F19
- 3510 G19
- 3511 G22
- 3512 H18
- 3513 H23
- 3514 H20
- 3515 I23
- 3516 J20
- 3517 J23
- 3518 J20
- 3519 J23
- 3520 N2
- 3521 N3
- 3522 P4
- 3523 P3
- 3524 N3
- 3526 N22
- 3527 N24
- 3528 P23
- 3529 N14
- 3530 P19
- 3531 P15
- 4500 N17
- 5501 M5
- 5502 C5
- 5504 J17
- 5505 K12
- 7500 E12
- 7501-A F22
- 7501-B H22
- 7501-C G20
- 7501-D J22
- 7501-E K21
- 7501-F K22
- 7502 E3
- 7504 N4
- 7505 L7
- 7506-A N11
- 7506-B N12
- 7506-C O11
- 7506-D O12
- 7507-A O22
- 7507-B O24
- 7507-C M20
- 7507-D M21
- 7507-E M22
- 7507-F M24
- 7508-A D22
- 7508-B B21
- 7509-1 P16
- 7509-2 Q18
- 7509-3 N16
- 7509-4 M18
- F501 B23
- F502 C23
- F503 C21
- F504 E21
- F505 F18
- F506 F19
- F507 G18
- F508 G19
- F509 G21
- F510 H20
- F511 H21
- F512 H18
- F513 J20
- F514 J21
- F515 J22
- F516 B11
- F517 K14
- F518 F3
- F519 F3
- F520 O24
- F521 C4
- F522 N3
- F523 N3
- F524 O3
- F525 O3
- F526 O23
- F527 N12
- F528 N13
- F529 P23
- F530 O23
- F531 J23
- F532 M6
- F533 C3
- F534 P19

DC Vtg measured in STOP MODE \* OPTION BARE BOARD : 3139 243 34065

OPTION CL 26532053\_029.eps 260402

Back-End Host Processor



To Diagram M4 M5 M8

BARE BOARD : 3139 243 34065

\* OPTION  
 V DC Vtg measured in STOP MODE


To M5  
 Back-end SDRAM  
 and Service Interface

SMI Bus

CL 26532053\_030.eps  
 260402

- 2601 D14
- 2603 F17
- 2604 F18
- 2605 F16
- 2606 F22
- 2607 F23
- 2608 F22
- 2609 G24
- 2610 G24
- 2612 J24
- 2613 J24
- 2614 J24
- 2615 M24
- 2616 M24
- 2618 N24
- 2619 O4
- 2620 O4
- 2621 O5
- 2622 O5
- 2623 O6
- 2624 O6
- 2625 O7
- 2626 O14
- 2627 O15
- 2628 O16
- 2630 O16
- 2631 O17
- 2633 O17
- 2634 P17
- 2635 P18
- 2636 P18
- 2637 O19
- 2638 O24
- 3600-D C17
- 3604 D11
- 3605 D12
- 3606 D17
- 3607 F16
- 3608 D18
- 3609 H23
- 3611 E11
- 3612 F12
- 3613 E12
- 3614 E17
- 3616-116
- 3621 F18
- 3622 E14
- 3623 E14
- 3624 F20
- 3625 F14
- 3626 F21
- 3627 G19
- 3628 F9
- 3629 F21
- 3630 G21
- 3631 F23
- 3632 G23
- 3633 G24
- 3634 J24
- 3635 J24
- 3636 J24
- 3638-D K23
- 3642 O20
- 3643 O19
- 3644 O21
- 3645 F20
- 3646 P21
- 3647 P13
- 3648 J2
- 3649 G24
- 4600 F14
- 4602 C8
- 4605 C14
- 4606 C14
- 5600 E23
- 5601 E22
- 5602 O18
- 5603 P18
- 7601 G2
- F601 F20
- F602 F11
- F603 F12
- F604 F20
- F605 G20
- F606 G22
- F607 G23
- F608 D11
- F609 D12
- F610 O20
- F611 O20
- F612 O20
- F613 O21
- F614 P18
- F615 P18
- F616 P4
- F617 E14
- F621 J3
- F622 J23
- F623 J23
- F624 J23
- F625 J23
- F626 J23
- F627 J23
- F628 K23
- F629 K23
- F630 K23
- F631 L23
- F637 E14
- F641 L25
- F642 L25
- F643 L25
- F644 L25
- F645 L25
- F646 M25
- F647 F16
- F648 F16
- F649 F16
- F650 F16
- F651 F16
- F652 F17
- F653 F17
- F654 F17
- F655 E17
- F656 G9
- F908 D14
- F909 F14
- F911 G24
- F912 G24
- F913 C8

Power Supply & A/V Interface




To Display Board  
 ANALOG VIDEO & I2S AUDIO OUTPUT  
 To 5 Disc Changer PSU

- 1701 N1
- 1702 E23
- 1703 D1
- 1704 I23
- 1705 A1
- 1706 B15
- 1707 B3
- 1708 B14
- 1709 C12
- 1710 C13
- 1711 C3
- 1712 D6
- 1713 D7
- 1714 D15
- 1715 E14
- 1716 F7
- 1717 E12
- 1718 E13
- 1719 G7
- 1720 G4
- 1721 H12
- 1722 H13
- 1723 I7
- 1724 J15
- 1725 J14
- 1726 K12
- 1727 K13
- 1728 K7
- 1729 L7
- 1730 L7
- 1731 L15
- 1732 M14
- 1733 M12
- 1734 M13
- 1735 N6
- 1736 N8
- 1737 L4
- 1738 M3
- 1739 O15
- 1740 O6
- 1741 O7
- 1742 O14
- 1743 P12
- 1744 P13
- 1745 K9
- 1746 K9
- 1747 N8
- 1748 D9
- 1749 D9
- 1750 I9
- 1751 I8
- 1752 I9
- 1753 C9
- 1754 A9
- 1755 C7
- 1756 A7
- 1757 B15
- 1758 B15
- 1759 B16
- 1760 B9
- 1761 B6
- 1762 B6
- 1763 C16
- 1764 C18
- 1765 C12
- 1766 B1
- 1767 B1
- 1768 H16
- 1769 H8
- 1770 H8
- 1771 H3
- 1772 H3
- 1773 H3
- 1774 H3
- 1775 H3
- 1776 H3
- 1777 H3
- 1778 H3
- 1779 H3
- 1780 H3
- 1781 H3
- 1782 H3
- 1783 H3
- 1784 H3
- 1785 H3
- 1786 H3
- 1787 H3
- 1788 H3
- 1789 H3
- 1790 H3
- 1791 H3
- 1792 H3
- 1793 H3
- 1794 H3
- 1795 H3
- 1796 H3
- 1797 H3
- 1798 H3
- 1799 H3
- 1800 H3

\* OPTION  
 V DC Vtg measured in STOP MODE  
 BARE BOARD : 3139 243 34065


	7704	7707	5707	5725
STI5580	LF25ABDT	LF25ABDT	✓	
STI5588	LF33ABDT	LF18ABDT		✓
STI5519	LF25ABDT	LF25ABDT	✓	

SACD Decoder



System Clocks

# M9 SYSTEM CLOCKS



- 1900 H17
- 2900 C6
- 2901 C5
- 2902 B13
- 2903 C15
- 2904 D15
- 2906 A8
- 2907 H5
- 2908 B15
- 2910 J15
- 2911 J15
- 2912 K15
- 2913 K16
- 2914 G4
- 2915 D15
- 2916 F15
- 2917 E15
- 2918 C4
- 2919 D4
- 3900 B11
- 3901 B11
- 3902 F5
- 3903 C15
- 3904 C15
- 3905 C10
- 3906 D10
- 3907 D15
- 3908 B7
- 3909 B7
- 3910 H3
- 3911 J3
- 3912 E15
- 3913 E15
- 3914 H12
- 3915 I12
- 3916 K12
- 4901 D14
- 5900 A15
- 5901 B5
- 5902 A12
- 5903 A8
- 5904 G3
- 5905 A15
- 5906 F4
- 7901 C11
- 7902 B3
- 7903 A7
- 7904-A I5
- 7904-B I6
- 7904-C I4
- 7904-D F11
- 7904-E F10
- 7904-F H7
- 7905-A H9
- 7905-B H11
- 7905-C I9
- 7905-D I11
- 7905-E K9
- 7905-F K10
- 7906 E5
- F910 H16
- F914 I16
- F915 H12
- F916 I12
- F917 K12
- F918 B11
- F919 B12
- F920 D14
- F922 I3
- F923 G6
- F925 B5
- F926 I16
- F927 A16
- F929 B11
- F930 F4
- F931 J3
- F932 G8
- F933 H16
- F934 H16
- F935 C15

	OPERATION	STANDBY
CLK_STBCTRL	H	L

FEATURE	7903	7902	7906
SACD		✓	
NON-SACD	✓		✓

\* OPTION  
 ▽ DC Vtg measured in STOP MODE


CL 26532053\_033.eps  
 260402

Over Sampling	FS	Frequency Audio_CLK	SEL_ACLK2	SEL_ACLK1
256FS	96KHZ	24.576MHZ	1	1
	44.1KHZ	11.2896MHZ	1	0
	48KHZ	12.288MHZ	0	0
384FS	44.1KHZ	16.9344MHZ		

CLK FACTORY FOR AUDIO_CLK	3914 3915	7901	3900	3901	5902	2902	7905	3903	3904
STI5580 GENERATED	✓		✓				✓	✓	✓
EXTERNAL		✓	✓	✓	✓	✓			

BARE BOARD : 3139 243 34065

DAC Interface




FUNCTION	3037	3038	4001	4014
DCU		✓		✓
BST	✓		✓	

- 1012 E17
- 1013 K16
- 1014 B2
- 2000 E2
- 2004 F14
- 2005 G14
- 2006 G14
- 2007 H8
- 2008 H14
- 2009 H14
- 2010 I14
- 2011 I14
- 2012 J14
- 2013 J14
- 2014 E14
- 2015 E14
- 3003 E4
- 3008 C4
- 3010 B4
- 3019 F12
- 3020 G12
- 3021 G12
- 3022 H12
- 3023 H3
- 3024 H12
- 3025 H6
- 3026 I12
- 3027 I12
- 3028 J12
- 3029 J3
- 3030 J12
- 3031 J6
- 3032 J7
- 3033 I3
- 3034 D12
- 3035 E12
- 3036 A4
- 3037-A B3
- 3037-B B3
- 3037-C C3
- 3037-D D3
- 3038-A D3
- 3038-B C3
- 3038-C C3
- 3038-D B3
- 4001 D3
- 4005 H5
- 4006 K5
- 4007 H12
- 4008 I12
- 4014 E3
- 7000-A H4
- 7000-B J4
- 7000-C H8
- 7000-D J8
- F013 K1
- F014 K1
- F015 F12
- F016 F13
- F017 G5
- F018 G12
- F019 G13
- F020 G12
- F021 G13
- F022 H3
- F023 G9
- F024 H12
- F025 H13
- F026 H12
- F027 H13
- F028 I12
- F029 I13
- F030 E14
- F031 I12
- F032 I13
- F033 J12
- F034 J13
- F035 J12
- F036 J3
- F037 D14
- F038 D14
- F039 D14
- F040 D14
- F041 K3
- F042 K12
- F043 K6
- F044 J13
- F060 D3

\* OPTION  
 V DC Vtg measured in STOP MODE BARE BOARD : 3139 243 34065


Top Side







Bottom Side





## 8. Alignments

Not applicable.

## 9. Circuit Descriptions, List of Abbreviations and IC Data

Index of this chapter:

1. Introduction
2. Loader/Mono Board
3. Abbreviations
4. IC Data

### Notes:

- Only the new circuit parts are described. For the other descriptions, see the SD4.0 Service Manual (3122 785 12240).
- For a good understanding of the following circuit descriptions, please also check the diagrams in chapter 6 and 7.

### 9.1 Introduction

#### 9.1.1 Features

The SD4.0SA\_CH modules consist of the Mercury 3 Loader VAL6013/01 (from Philips Optical Storage), and a Mono Board. The module is capable of analogue video (with option for digital YUV video) and digital audio and SACD decoding.

#### 9.1.2 Differences

The DVD-module SD4.0SA\_CH is based on its predecessor the SD4.0, with similar functional block partitioning. However, the implementation of most functional blocks has been redesigned due to a new:

- Furore IC for SACD decoding.
- Module interface.
- Mechanical construction.

#### 9.1.3 Modules

The main modules are:

- Mercury 3 Loader - VAL6013/01.
- Mono Board.

### 9.2 Loader/Mono Board




Figure 9-1 Block Diagram Loader/Mono board

The SD4.00\_SA\_CH (SACHI\_4) is the 2nd generation Philips Architectural Standard Design of SACD mono board based on Furore 2, and will be used in the new generation of SACD players. It is designed in a multi-task way so that it can support the following optional main functions:

- SD4.00\_SA\_CH: Support SACD player with 5-disc changer.
- SD4.00\_SA: Support SACD player with single-disc.
- SD4.00\_CH: Support DVD player with 5-disc changer but without SACD playback.
- SD4.00\_SA\_I2C: Support SACD player with single-disc and I2C slave.

The SD4.00\_SA\_CH (SACHI\_4) module consist of the following key components:

1. OPU: Mercury 2 Loader VAL6011/14 (slim type) for a single-disc SACD player, or DVD VAM6001/14 mechanism for a 5-disc SACD changer.
2. **Front-end:** M2 Basic Engine.
3. **Back-end:** DVD Host Processor STi55xx and Furore 2 SACD DSD/DST decoder.
4. **Power supply:** To convert the PSU voltages to the correct values.
5. **Reset circuit:** This circuit that the booting of the several devices on the mono board takes place in the correct order.

#### 9.2.1 The Optical Pick-up Unit (OPU)

The Mercury 2 Loader has an optical unit consisting of two lasers:

- One for CD with a wavelength of 780 nm.
- One for DVD with a wavelength of 650 nm.

The TZA1033 (item 7105) controls the data from these lasers, and the supply to them.

### 9.2.2 Front-end: the Servo Part

The front-end consists of:

- The Loader interface
- The Servo Processor/Decoder
- The Interface/Program Memory

#### The Loader Interface

The TZA1033HL/K2 (or DVDALAS2plus, item 7105) is an analogue pre-processor and laser supply circuit. It contains data amplifiers and several options for radial tracking and focus control.

It is possible to optimise the dynamic range of this pre-amp/processor combination for the LF servo and RF data paths. The gain in both channels is separately programmable. This will guarantee an optimal playability for all kind of discs.

Also, a dual laser supply is implemented, with fully automatic laser control including stabilisation and an ON/OFF switch, plus a separate supply pin for power efficiency.

#### The Servo Processor/Decoder

In the SD3.0 module, the servo signals were fed to the MACE2 servo processor, while the HF output signal was fed to the SAA7335 decoder. In the new SD4.0SA\_CH module, these ICs are combined into one chip: the SAA7812 Iguana.

This chip contains the following blocks: channel decoder, block decoder, servo processor, and microcontroller.

The servo circuit in the SAA7812 (item 7207) takes care of the servo controls.

In a CD system, there are some twelve control loops active. About six of them are needed to adjust the servo error signals that is once per disc rotation. It also adjusts offsets, signal amplitudes, and loop gains (AGCs), to enlarge system robustness and to avoid expensive potentiometer adjustments in production.

The other six loops determine the laser spot position on the disc in the radial, axial (focus), and tangential directions. It also has to take care that the spot accesses a required position as fast as possible. This access system consists of two parts, namely the actuator and the sled, which are (within a certain range) mechanically and electrically independent. Therefore, during an access, the servo has to control as well the actuator as the sled.

The analogue signals, from the diode pre-processor, are converted into a digital representation using A/D converters. For the communication between the host processor (STi55xx) and the servo processor, the S2B bus is used. This bus supports full-duplex asynchronous communication.

The SAA7812 is also a combined CD/DVD compatible decoding device. The device operates with built in hardware for CD/DVD error correction and de-interleaving operations. It decodes EFM or EFM+HF signals directly from the laser pre-amplifier, including analogue front-end, PLL data recovery, demodulation, and error correction.

Its analogue front-end input (the channel decoder), converts the HF input signal to the digital domain via an 8-bit ADC, preceded by an AGC circuit to obtain the optimum performance from the converter. An external resonator clocks this block. This subsystem recovers the data from the channel stream. It corrects asymmetry, performs noise filtering and equalisation, and finally recovers the bit clock and data from the channel using a digital PLL.

The demodulator part detects the frame synchronisation signals and decodes the EFM (14 bit) and EFM+ (16 bit) data and sub-code words into 8-bit symbols. Via the serial output interface, the I<sup>2</sup>S data (audio and video) go to the DVD decoder STi55xx.

The spindle-motor interface provides both motor control signals from the demodulator and, in addition, contains a tachometer loop that accepts tachometer pulses from the motor unit. They drive the motor IC (BA6665FM, item 7300).

The SAA7812 has two independent microcontroller interfaces. The first is a serial I<sup>2</sup>C-bus and the second is a standard 8-bit multiplexed parallel interface. Both of these interfaces provide access to 32 8-bit registers for control and status.

#### The Interface/Program Memory

The interface between front-end (SAA7812) and back-end (Sti55xx) is via:

- I2S bus (BCLK, DATA, WCLK, FLAG, SYNC and V4).
- S2B bus (RXD\_S2B, TXD\_S2B, CPR\_S2B and SUR\_S2B).
- Miscellaneous I/O ports (RSTNF= front-end reset, EANF= front-end processor boot select).

**Service tip:** These lines contain series resistors (47 or 100 Ω) for easy hardware debugging, and for EMC/noise reduction of the high-speed I2S lines.

The front-end processor SAA7812 (Iguana) has two boot modes: normal boot from flash memory, or serial mode. The boot selection is via the EANF pin. The Iguana samples the EANF signal level once during boot-up. Once boot-up is completed, this pin is no longer used for this purpose. However, in the SD4.0SA\_CH circuit, the EANF is also connected to the flash memory. Therefore, when this pin is LOW, the lower 1Mbits of the memory is accessible. Conversely, when this pin is HIGH, the upper 1Mbits is accessible.

Under front-end normal operation, the program memory (less than 1Mbits in size) should reside in the lower bank. Therefore, the EANF pin should be LOW at all times. Since the actual flash memory used is 2Mbits, the upper 1Mbits is unused. This area is reserved for possible use by the front-end self-diagnostic software, or flash download application.

### 9.2.3 Back-end: the Digital Part

The back-end consists of:

- DVD back-end processor
- SACD DSD processor
- Audio output
- Video output
- Clock factory
- Miscellaneous

#### DVD Back-end Processor

The SD4.0SA\_CH is designed for the STi55xx family. Some of the DVD related features of these ICs are:

#### Processor overview

Function	STi5580	STi5588	STi5519
Basic CD/VCD/DVD decoding	X	X	X
Extra 2-channel of I2S output (PCMDATA3)	X	X	X
Karaoke	X	X	X
DTS	X	X	X
Audio post processing (equalizer, level meter, etc)		X	X
DVD audio		X	X
Progressive scan at analog video output		X	X

CL 16532163\_048\_000  
240112

Figure 9-2 Processor overview

The STi5580 has the same architecture as the STi5508 (used in earlier DVD generations), and is pin-to-pin compatible.

It works on 3.3 V (VDD), and comprises the following functions:

- Video decoder, which supports MPEG1 and MPEG2.
- Audio decoder that supports AC-3, MPEG1, MPEG2, DTS, PCM, S/PDIF, and MP3.
- PAL/NTSC video encoder with simultaneously Y/C, CVBS, and RGB/YUV outputs.

- The video encoder supports Closed Caption and allows MacroVision 7.0/6.1.
- Full screen On Screen Display (OSD) generator.
- Three on-chip PLLs to generate all necessary clocks (as reference the 27 MHz video clock is used).

### Input

Input data comes from the I2S-bus. The front-end interface of this device, accepts DVD, CD and CD-DA information.

### Signal Processing

For video, the input data stream is decoded to the appropriate MPEG, Sub Picture, and OSD data streams, after which they are fed to the PAL/NTSC encoder. This cell will convert the digital MPEG/Sub Picture/OSD stream into a standard base band signal and into RGB components. It handles interlaced and non-interlaced data, can perform CC/TXT encoding, and allows MacroVision copy protection.

For audio, the processing cell is a fully compatible DTS, Dolby Digital (AC-3), MPEG1, MPEG2, PCM decoder, capable of decoding 5.1 and 2 channel streams.

### Output

For video, six analogue output pins are available on which CVBS, S-VHS (Y/C), and RGB signals are present. They go, via a buffer, to connector 1703. As an option, a digital YUV output is available at connector 1704.

### External Memory

The STi55xx family is capable of accessing external memory via three buses:

- **The enhanced memory interface (EMI).** This interface is configurable and can be used to access Flash, ROM, and various flavours of DRAM.
- **The shared memory interface (SMI).** The SMI is only used to access SDRAM. The SMI is connected to a 64Mbits (4M x 16bit) 7.5ns SDRAM (item 7500). The SDRAM has the following functions:
  - It is used by the MPEG video decoder as a frame buffer,
  - It holds the software and the variables used by it.
- **The I2C bus.** Via this bus, the NVRAM (or EEPROM) is accessible. This memory is used to store user settings, player settings, and region code. As the STi55xx I/O-lines are potentially unable handle 5V inputs, a voltage level shifter is foreseen for all I2C-busses. This circuit will isolate the STi55xx I2C ports (3.3V) from the system I2C bus (5V). See figure below.




Figure 9-3 I2C voltage level shifter

### The SACD DSD processor

The Furore-IC is a one-chip design, containing all the hardware that is required for SACD processing. It is intended to interface with the STi55xx-family DVD video decoders.

The Furore-IC contains a memory interface to support an external 16 or 64 Mbit SDRAM.

During SACD application, the STi55xx serves as a host, whereby the Furore is controlled via the EMI interface. The

Furore processing part is not used during all other play modes. In these modes, the PCM audio signals are fed through the Furore to the appropriate DAC.

### Block diagram




Figure 9-4 Block diagram Furore

We can divide the Furore-IC in four main parts (see block diagram):

1. **Host interface.** This is the link between the host bus and the internal registers and memory bus. It also supplies the general reset signal (HW and SW) and the interrupt signals.
2. **Data processing.** All modules and peripherals in this part are connected to a so-called PI-bus. It is beyond the scope of this manual to go more in detail on this subject.
3. **Copy protection.** On every SACD disc, a PSP-signal is recorded. The player can only play a disc if a valid PSP-signal is detected. This PSP-key is recorded, via a special mechanism, in the EFM-signal on the disc. To detect this key, the analogue HF-signal from the optical pick-up unit is fed directly to the Furore-IC. Via an AGC, the signal is fed to an ADC. The digitised HF signal is then fed to a block where key is encrypted. Control of this process is done via the host interface (sector processor).
4. **DSD decoding and post processing.** In this part, all processing is done to generate a DSD and/or an I<sup>2</sup>S stream (from the de-multiplexed stream coming from the data processing block), in such a way that it can directly be connected to a DA-converter. All processing is done on 384\*FS.

### Interfaces

#### Basic Engine Interface:

- Data input interface. The Basic Engine Interface (I2S) is connected to the output of the SAA7335 (HD61) high speed CD decoder.
- Analogue HF input. The analogue HF input, coming from the optical pickup unit (OPU), is also fed to the Furore-IC, to extract the copy-protection information PSP (Pit Signal Processing = invisible data is stored on to disc, which is required to decrypt the encrypted content).

- **SDRAM Interface:** The SDRAM interface forms a glue less interface to one 64 Mbit SDRAM device. The interface takes care for the power-up sequence, mode programming and refreshing of the SDRAM devices. This is hard coded in the interface and does not have to be controlled by the host.

#### Audio data input/output Interface:

- DSD/PCM combined data output. DSD\_PCM: Output intended for a combined 6-channel DSD (SACD) and PCM (DVD-CDDA) DAC. Switching between the PCM data coming from the STi55xx, and the internal generated DSD signals, is done in the Furore IC.

- Stereo DSD only output. DSD\_stereo: 2-channel DSD output with stereo down mix in the case of 5- and 6-channel, and normal stereo in case of 2-channel DSD mode.
- Stereo PCM data output. Two possible stereo sources can be selected as stereo PCM output:
  1. Stereo PCM coming from the STi55xx via the PCM input on Furore.
  2. Stereo or down-mix-PCM derived via a decimation filter from the SACD-DSD signal.
- Digital audio output interface (IEC958). The IEC958 format is intended to connect the DVD736SA to a digital receiver. No DSD signals are defined for IEC958, therefore the 'DSD-->PCM converted' signal is transmitted. Following two types of signals are possible on the digital interface:
  1. IEC958 data coming from the STi55xx.
  2. IEC958 data (stereo or down-mix-PCM) derived via a decimation filter from the SACD-DSD signal.
- Clock + reset input. Two different processing clocks and a reset pulse are needed:
  1. Sys\_clk: System clock for data processing part, frequency can be 27 MHz or 768\*FS.
  2. 384\*FS: Processing clock for LLD and post processing.
  3. RESETn is an asynchronous reset and should be low for at least 1 period of DSD\_CLK.

#### Memory

- SDRAM.
  - The size of the SDRAM is 64 Mbit.
  - The SDRAM (items 7500 and 7502) has the following functions:
    - It is used by the MPEG video decoder as a frame buffer,
    - It holds the software and the variables used by it.
- **Flash-ROM.** Two 2MB Flash-ROMs (items 7402 and 7403) hold the DVD firmware, and are controlled by pin 16 (FLASH\_OEN) of the STi55xx. It must be able to perform a download (by disk or OS-link) in a Flash-only system.
- EEPROM. User settings, player settings, and region code are stored in a 32 Kb I<sup>2</sup>C EEPROM.

#### Audio Output

The audio interfaces available in SD4.0SA\_CH are I2S and S/PDIF for digital audio output, and I2S karaoke microphone input.

In SACD player, two types of DACs (that are PCM DAC and high end DSD DAC), are used on AV board.

The audio data path to both DACs is routed via the Furore 2.

#### I2S audio

The STi55xx is capable of 6-channel I2S output. These channels can be configured to output 5.1 Dolby Digital, DTS, etc.

- PCM\_OUT0: Left and Right.
- PCM\_OUT1: Centre and LFE (subwoofer).
- PCM\_OUT2: Left and Right surround.

Two additional channels (available in STi5580 and STi5588) are capable of providing down-mixed stereo.

#### S/PDIF

The S/PDIF signal level (pin 57, SPDIF\_OUT) is 5V TTL at module interface. To meet the complete S/PDIF specifications, an external de-coupling circuit (item 7720, diagram M7) is implemented.

#### I2S karaoke (optional)

The STi5580 and STi5588 have built-in karaoke processing. The internal karaoke block accepts I2S signal, acting as the master by generating the required KOKPCMCLK frequency. This frequency is always 1/4 the music sampling frequency.

An external analogue-to-digital converter (ADC), acting as slave, is required to convert the microphone signals to I2S signals.

#### CD-DA/DVD Data Path

The data path for CD-DA and DVD is as follows:

- I2S data from the M2 basic engine enters the STi55xx.
- The STi55xx processes the data, and sends the 6 PCM output channels to Furore 2. The LeRi channels are directly passed to the AV board also.
- The switch matrix of the Furore 2 sends the two incoming stereo PCM channels (LeRi) to the AV board.
- The switch matrix of the Furore 2 sends the six incoming PCM channels to the high end DAC board.
- The mute signal from the STi55xx is directly passed to the AV board. This requires a patch on the mono board.
- The IEC958 output of the STi55xx is fed directly to AV board.

The clock distribution is as follows:

- The master clock 384FS is received from the high end DAC board.
- From this clock the 27 MHz clock for STi5580 and the Furore 2 is derived (Video clock).
- From the 27 MHz clock the audio clock (256FS) is derived. The STi55xx and Furore 2 use this clock. For CD-DA FS amounts to 44.1 KHz, for DVD 48 or 96 KHz.
- In case of CD-DA, the high end DAC uses its internal clock (384FS). In case of DVD, the switch matrix of Furore 2 sends the audio clock (256FS) to the high end DAC on AV board.
- The AV board receives the 256FS clock.

Selection of the audio clock is done in the clock factory. For a description of the clock factory, see paragraph 'Clock Factory'.

#### SACD Data Path

The data path for DSD/DST is as follows:

- I2S data from the basic engine enters the Furore 2.
- The Furore 2 processes the data. This results in 6 DSD/DST channels.
- The switch matrix of the Furore 2 sends the 6 DSD/DST channels to the high end DAC on AV board.
- The 6 DSD/DST channels are down mixed to a stereo PCM signal.
- The switch matrix of the Furore 2 sends the stereo PCM signal to the AV board.
- The mute signal from the STi55xx is directly passed to the AV board. This requires a patch on the mono board.

The clock distribution is as follows:

- The master clock 384FS is received from the high end DAC on AV board.
- From this clock the 27 MHz clock for STi55xx and Furore 2 is derived (video clock).
- From the 27 MHz clock the audio clock (256FS) is derived. The STi5580 and Furore 2 use this clock.
- The high end DAC on AV board uses its own XTAL clock (384FS). The 256FS clock to the DAC board is switched off, to prevent for interference.
- The AV board receives the 256FS clock.

Selection of the audio clock is done in the clock factory. For a description of the clock factory, see paragraph 'Clock Factory'.

#### Video Output

##### Digital video (optional)

Digital YUV output is routed directly from STi55xx ports to a 24-pin connector (item 1704). From the same connector, the HSYNC, VSYNC and 27MHZ\_CLK signals are available. The digital YUV connector is the interface to external video processing devices; such as high quality progressive scan codex and high quality video DAC.

**Analogue video**

The STi55xx is capable of 6-channel analogue video. Three channels (pins 25, 26 and 27) are RGB or YUV format, while the other three channels (pins 32, 33 and 34) are Y, C, and CVBS.

A video output buffer (see diagram M7, e.g. item 7701 for R) is implemented: an 8MHz/16MHz selectable filter stage and a 75Ω drive stage.

**Clock Factory**

One clock factory is implemented to support all clocks required by the Furore 2. The various master clock, which depends on whether SACD is present, is used for SD4.00\_SA\_CH. The clock factory of SD4.00\_SA\_CH is showed in Figure 8-2.




Figure 9-5 Block diagram clock factory

For the SACD player, the clock system is a DAC master clock system. For non-SACD system, the clock system is a mono board master clock system.

The Furore 2 supports clock 256\*FS/384\*FS/512\*FS. The most convenient value in the market is 16.9344 MHz (384\*FS, FS=44.1kHz). Therefore, the master clock on the SD4.00\_SA\_CH mono board is the 384\*FS coming from the A/V board. The 384\*FS (16.9344 MHz) from the DAC clock, must always be present. It is buffered before it is sent to the Furore 2 and the rest of the clock factory. The IC S612G delivers a 27 MHz system clock.

The Furore 2 and STi5580/STi5588 (Video) use this clock. It is used to derive the PCM audio clocks 256\*FS by the MK2703STR. This IC is also used to buffer the incoming 27 MHz clock.

The communication between the STi55xx and the Furore 2 is asynchronous.

To support non-SACD playback, an on-board 27MHz oscillator delivers the master clock for SD4.00\_SA\_CH mono board.

**Miscellaneous**

Most general IO ports are connected directly to the module interface. Compared with the SD3.0 module, some on-board circuits are removed, as it made more sense (and more cost effective) to implement these circuits externally.

**SCART Status Signal**

The SCART0 and SCART1 signals are directly available at the module interface, where the 0\_6\_12V signal is generated. See table below:

Table 9-1 0\_6\_12V SCART status truth table

Function	PIO3_6 (SCART0)	PIO3_7 (SCART1)	0_6_12V (at SCART connector)
TV display	1	1	0V
TV display	0	1	0V
16:9 aspect ratio	1	0	+6V
4:3 aspect ratio	0	0	+12V

**Mute**

The audio MUTE signal (active 'high') is directly available at the module interface.

**Service**




Figure 9-6 Service Port Buffer

The service port (see diagram M5) is simplified to reduce cost. The unused RTS and CTS lines are no longer connected. A transistor buffer (item 7508) is used instead of the Schmitt Trigger buffer (item 7501).

The overall loading and driving capability of the RS-232 emulator port is not greatly changed. However, as a precaution, the Schmitt Trigger circuit remains in the layout as an optional implementation.

This SD4.0SA\_CH has the same ComPair connector as in previous DVD generations. Flashing of the application-SW is not possible with the ComPair cable, except with a CD-R disc. For sets with Mask-ROM software, replace it with a programmed Flash (available via your Philips Service organisation).

**Power Supply (diagram M7)**




Figure 9-7 Mono Board Power Supply Block Diagram

The main power supplies to the module are 3.3V, 5V, and 12V (input via connector 1703).

The SACD DSD/DST decoder Furore 2 uses 1.8V for its core and analogue portion, and 3.3V for its interface. The on-board 1.8V linear regulator LF18ABDT and 3.3V linear LD1117DT33 are used to generate 1.8V and 3.3V power supply respectively. The back-end section mainly uses the 1.8V or 2.5V and 3.3V, which depend on which back-end processor is used. The on-board linear regulators LF25ABDT or LF18ABDT are used to generate the 2.5V (or 1.8V) required by the STi55xx. The front-end section mainly uses the 5V and 12V. An on-board linear regulator LD1117DT33 can be used to generate the 3.3V required by the front-end. The 12V is used by the motor and servo drivers.

#### Reset Circuit




Figure 9-8 Block diagram of reset circuit

This reset circuit takes care that booting the different devices on the mono board takes place in the correct order. The correct reset order is:

1. The Power On Reset circuit (delay t1) creates a reset signal 'RESETn' to reset the STi55xx and Furore .
2. In the meantime, the Power On Reset circuit (delay t1) creates a reset signal 'CLK\_STBCTRL', which is inverted to 'RESETn', to enable the Clock Factory.
3. Then, the Power On Reset circuit (delay t2) generates a reset signal 'RES\_P' to reset the Basic Engine.
4. The STi55xx can now reset the Basic Engine via 'RSTN'.

### 9.3 Abbreviation List

ADC	Analogue to Digital Converter
AM	Amplitude Modulation
BE	Basic Engine
ComPair	Computer aided rePair
CD-DA	CD Digital Audio
CS	Chip Select
DAC	Digital to Analogue Converter
DAIO	Digital Audio Input Output
DENC	Digital Encoder
DFU	Direction For Use: description for the end user
DNR	Dynamic Noise Reduction
DRAM	Dynamic RAM
DSD	Direct Stream Digital
DSP	Digital Signal Processing
DTS	Digital Theatre Sound
DVD	Digital Versatile Disc
EEPROM	Electrically Erasable and Programmable Read Only Memory
EFM	Eight to Fourteen bit Modulation
EMI	External Memory Interface (STi55xx)
FFC	Flat Foil Cable
FLASH	Flash memory
HPF	High Pass Filter
HW	Hardware
I2C	Integrated IC bus (signals at 5V level)
I2S	Integrated IC Sound bus (signals at 3.3V level)
IC	Integrated Circuit
IF	Intermediate Frequency
IRQ	Interrupt Request
LLD	Loss Less Decoder
LPCM	Linear Pulse Code Modulation
LRCLK	Left/Right clock
LVTTTL	Low Voltage Transistor Transistor Logic (3.3V logic)
MACE	Mini All Compact Disc Engine
MPEG	Motion Pictures Experts Group
NC	Not Connected
NVM	Non Volatile Memory: IC containing TV related data e.g. alignments
OC	Open Circuit
OPU	Optical Pick-up Unit
PCB	Printed Circuit Board (see PWB)
PCM	Pulse Code Modulation
PCM_CLK	Audio system clock for DAC
PCM_OUTx	Audio serial output data
PSU	Power Supply Unit
PWB	Printed Wiring Board (see PCB)
RAM	Random Access Memory
RGB	Red, Green and Blue colour space
ROM	Read Only Memory
S2B	Serial to Basic Engine, communication bus between host- and servo processor
SCL	Serial Clock I2C
SCLK	Audio serial bit clock
SDA	Serial Data I2C
SDRAM	Synchronous DRAM
S/PDIF	Sony Philips Digital InterFace
SRAM	Static RAM
STBY	Standby
SVCD	Super Video CD
SW	Software
THD	Total Harmonic Distortion
TTL	Transistor Transistor Logic (5V logic)
uP	Microprocessor
VCD	Video CD
Y/C	Luminance (Y) and Chrominance (C) signal
YUV	Component video



## 9.4 IC Data

In this paragraph, the internal blockdiagrams and pinning are given of ICs that are drawn as 'black box' in the electrical diagrams (with exception of 'memory' and 'logic' ICs).

### 9.4.1 Diagram M1

## DVDALAS2plus Advanced Analogue DVD Signal Processor and Laser Supply

TZA1033

### DEVICE BLOCK DIAGRAM




Figure 9-9 TZA1033 Device Block Diagram (item 7100)

DVDALAS2plus Advanced Analogue DVD  
Signal Processor and Laser Supply

TZA1033

PINNING




Fig.2 Pin configuration.

Figure 9-10 TZA1033 Pinning (item 7100)

9.4.2 Diagram M2





Figure 1 Functional Block Diagram

Figure 9-11 SAA7812HL Block Diagram (item 7200)



SAA7812 M3x  
Iguana

Figure 2 Pinning Diagram

Figure 9-12 SAA7812HL Pinning (item 7200)

9.4.3 Diagram M6




Figure 9-13 STi5580 Block Diagram (item 7600)





Figure 9-14 STi5580 Pinning (item 7600)

## 10. Spare parts list

Mono Board								
Various			2228	2238 586 59812	0603 50V 100NP80M	2705	4822 126 11785	0603 50V 47P PM5
			2229	2238 586 59812	0603 50V 100NP80M	2706	4822 124 12095	100µF 20% 16V
			2230	2238 586 59812	0603 50V 100NP80M	2707	2238 586 59812	0603 50V 100NP80M
			2231	2238 586 59812	0603 50V 100NP80M	2708	2238 586 59812	0603 50V 100NP80M
			2232	4822 126 13879	220nF 20% 16V	2709	3198 030 82280	EL SM 50V 2U2 PM20 COL R
			2233	4822 126 13617	1.8nF 10% 50V	2710	2238 586 59812	0603 50V 100NP80M
			2235	4822 126 14549	33nF 16V O6O3	2711	4822 126 11785	0603 50V 47P PM5
			2236	4822 126 13617	1.8nF 10% 50V	2712	4822 126 11785	0603 50V 47P PM5
			2237	2238 586 59812	0603 50V 100NP80M	2713	4822 124 12095	100µF 20% 16V
			2238	2238 586 59812	0603 50V 100NP80M	2714	2238 586 59812	0603 50V 100NP80M
			2239	2238 586 59812	0603 50V 100NP80M	2715	3198 016 31020	0603 25V 1nF
			2300	2238 586 59812	0603 50V 100NP80M	2716	3198 016 31020	0603 25V 1nF
			2301	2238 586 59812	0603 50V 100NP80M	2718	2238 586 59812	0603 50V 100NP80M
			2302	2238 586 59812	0603 50V 100NP80M	2720	3198 030 82280	EL SM 50V 2U2 PM20 COL R
			2303	2238 586 59812	0603 50V 100NP80M	2721	4822 126 11785	0603 50V 47P PM5
			2304	2238 586 59812	0603 50V 100NP80M	2722	4822 126 11785	0603 50V 47P PM5
			2305	2238 586 59812	0603 50V 100NP80M	2723	2238 586 59812	0603 50V 100NP80M
			2306	2238 586 59812	0603 50V 100NP80M	2724	2238 586 59812	0603 50V 100NP80M
			2307	2238 586 59812	0603 50V 100NP80M	2725	3198 030 82280	EL SM 50V 2U2 PM20 COL R
			2308	4822 126 13883	220pF 5% 50V	2726	4822 126 11785	0603 50V 47P PM5
			2309	4822 126 13883	220pF 5% 50V	2727	4822 126 11785	0603 50V 47P PM5
			2310	4822 126 13883	220pF 5% 50V	2728	4822 124 23002	10µF 16V
			2311	2238 586 59812	0603 50V 100NP80M	2729	4822 124 12095	100µF 20% 16V
			2313	2238 586 59812	0603 50V 100NP80M	2730	2238 586 59812	0603 50V 100NP80M
			2315	2238 586 59812	0603 50V 100NP80M	2731	2238 586 59812	0603 50V 100NP80M
			2316	2238 586 59812	0603 50V 100NP80M	2732	3198 030 82280	EL SM 50V 2U2 PM20 COL R
			2320	4822 124 80151	47µF 16V	2733	4822 126 11785	0603 50V 47P PM5
			2321	4822 124 80151	47µF 16V	2734	4822 126 11785	0603 50V 47P PM5
			2402	2238 586 59812	0603 50V 100NP80M	2735	2238 586 59812	0603 50V 100NP80M
			2405	2238 586 59812	0603 50V 100NP80M	2736	2238 586 59812	0603 50V 100NP80M
			2408	2238 586 59812	0603 50V 100NP80M	2737	2238 586 59812	0603 50V 100NP80M
			2410	4822 124 12095	100µF 20% 16V	2738	4822 122 33761	22pF 5% 50V
			2411	4822 124 12095	100µF 20% 16V	2739	2238 586 59812	0603 50V 100NP80M
			2414	2238 586 59812	0603 50V 100NP80M	2740	4822 124 12095	100µF 20% 16V
			2415	3198 017 41050	0603 10V 1µF COL R	2741	2238 586 59812	0603 50V 100NP80M
			2417	4822 124 23002	10µF 16V	2742	3198 030 82280	EL SM 50V 2U2 PM20 COL R
			2418	3198 017 44740	0603 10V 470nF COL	2743	4822 126 11785	0603 50V 47P PM5
			2500	4822 124 80349	47µF 20% 6.3V	2744	4822 126 11785	0603 50V 47P PM5
			2501	2238 586 59812	0603 50V 100NP80M	2745	2238 586 59812	0603 50V 100NP80M
			2504	2238 586 59812	0603 50V 100NP80M	2746	2238 586 59812	0603 50V 100NP80M
			2505	2238 586 59812	0603 50V 100NP80M	2747	4822 124 23002	10µF 16V
			2506	2238 586 59812	0603 50V 100NP80M	2748	4822 124 12095	100µF 20% 16V
			2507	2238 586 59812	0603 50V 100NP80M	2749	2238 586 59812	0603 50V 100NP80M
			2510	2238 586 59812	0603 50V 100NP80M	2750	2238 586 59812	0603 50V 100NP80M
			2511	2238 586 59812	0603 50V 100NP80M	2751	4822 124 12095	100µF 20% 16V
			2512	2238 586 59812	0603 50V 100NP80M	2800	2238 586 59812	0603 50V 100NP80M
			2513	2238 586 59812	0603 50V 100NP80M	2801	2238 586 59812	0603 50V 100NP80M
			2516	2238 586 59812	0603 50V 100NP80M	2802	2238 586 59812	0603 50V 100NP80M
			2517	2238 586 59812	0603 50V 100NP80M	2803	2238 586 59812	0603 50V 100NP80M
			2518	2238 586 59812	0603 50V 100NP80M	2804	2238 586 59812	0603 50V 100NP80M
			2519	2238 586 59812	0603 50V 100NP80M	2805	2238 586 59812	0603 50V 100NP80M
			2520	2238 586 59812	0603 50V 100NP80M	2806	2238 586 59812	0603 50V 100NP80M
			2522	4822 126 14247	0603 50V 1nS COL R	2807	2238 586 59812	0603 50V 100NP80M
			2524	2238 586 59812	0603 50V 100NP80M	2808	2238 586 59812	0603 50V 100NP80M
			2525	4822 124 80349	47µF 20% 6.3V	2809	2238 586 59812	0603 50V 100NP80M
			2533	2238 586 59812	0603 50V 100NP80M	2810	4822 126 14238	0603 50V 2N2 COL R
			2604	4822 126 14494	22nF 10% 25V 0603	2811	5322 126 11583	10nF 10% 50V 0603
			2605	4822 124 23002	10µF 16V	2813	4822 126 14225	56pF 5% 50V 0603
			2606	2238 586 59812	0603 50V 100NP80M	2814	2238 586 59812	0603 50V 100NP80M
			2607	4822 124 23002	10µF 16V	2816	2238 586 59812	0603 50V 100NP80M
			2608	2238 586 59812	0603 50V 100NP80M	2817	5322 126 11578	1nF 10% 50V 0603
			2619	2238 586 59812	0603 50V 100NP80M	2900	4822 124 12095	100µF 20% 16V
			2620	2238 586 59812	0603 50V 100NP80M	2901	2238 586 59812	0603 50V 100NP80M
			2621	2238 586 59812	0603 50V 100NP80M	2902	5322 126 11583	10nF 10% 50V 0603
			2622	2238 586 59812	0603 50V 100NP80M	2903	4822 122 33761	22pF 5% 50V
			2623	2238 586 59812	0603 50V 100NP80M	2904	4822 122 33761	22pF 5% 50V
			2624	2238 586 59812	0603 50V 100NP80M	2907	2238 586 59812	0603 50V 100NP80M
			2625	2238 586 59812	0603 50V 100NP80M	2908	2238 586 59812	0603 50V 100NP80M
			2626	2238 586 59812	0603 50V 100NP80M	2915	4822 122 33761	22pF 5% 50V
			2627	2238 586 59812	0603 50V 100NP80M	2918	5322 126 11583	10nF 10% 50V 0603
			2628	2238 586 59812	0603 50V 100NP80M	2919	5322 126 11583	10nF 10% 50V 0603
			2629	2238 586 59812	0603 50V 100NP80M			
			2630	2238 586 59812	0603 50V 100NP80M			
			2631	2238 586 59812	0603 50V 100NP80M	3003	4822 051 30103	10k 5% 0.062W
			2632	2238 586 59812	0603 50V 100NP80M	3008	4822 051 30103	10k 5% 0.062W
			2633	2238 586 59812	0603 50V 100NP80M	3010	4822 051 30103	10k 5% 0.062W
			2634	2238 586 59812	0603 50V 100NP80M	3019	4822 051 30339	33Ω 5% 0.062W
			2635	3198 030 74780	EL SM 35V 4U7 PM20 COL R	3020	4822 051 30339	33Ω 5% 0.062W
			2636	3198 030 74780	EL SM 35V 4U7 PM20 COL R	3021	4822 051 30339	33Ω 5% 0.062W
			2637	2238 586 59812	0603 50V 100NP80M	3022	4822 051 30339	33Ω 5% 0.062W
			2638	2020 552 94427	0603 50V 100P PM5 R	3023	4822 051 30339	33Ω 5% 0.062W
			2700	2238 586 59812	0603 50V 100NP80M	3024	4822 051 30339	33Ω 5% 0.062W
			2701	4822 126 11785	0603 50V 47P PM5	3026	4822 051 30339	33Ω 5% 0.062W
			2702	3198 030 82280	EL SM 50V 2U2 PM20 COL R			
			2703	4822 126 11785	0603 50V 47P PM5			
			2704	4822 126 11785	0603 50V 47P PM5			





3764	4822 051 30479	47Ω 5% 0.062W
3765	4822 051 30479	47Ω 5% 0.062W
3766	4822 051 30332	3k3 5% 0.062W
3767	4822 051 30332	3k3 5% 0.062W
3772	4822 051 20008	0Ω jumper . (0805)
3773	4822 051 20008	0Ω jumper . (0805)
3775	4822 051 20008	0Ω jumper . (0805)
3800	4822 051 30339	33Ω 5% 0.062W
3801	4822 051 30392	3k9 5% 0.063W 0603
3802	4822 051 30392	3k9 5% 0.063W 0603
3803	4822 117 12139	22Ω 5% 0.062W
3805	5322 117 13062	390Ω 1% 0.063W 0603 RC22H
3806	4822 051 30123	12k 5% 0.062W
3807	4822 051 30682	6k8 5% 0.062W
3808	4822 051 30339	33Ω 5% 0.062W
3813	4822 051 30103	10k 5% 0.062W
3816	4822 051 30339	33Ω 5% 0.062W
3900	4822 051 30103	10k 5% 0.062W
3901	4822 051 30103	10k 5% 0.062W
3902	4822 051 30339	33Ω 5% 0.062W
3903	4822 051 30569	56Ω 5% 0.062W
3904	4822 051 30569	56Ω 5% 0.062W
3905	4822 051 30339	33Ω 5% 0.062W
3906	4822 051 30332	3k3 5% 0.062W
3907	4822 051 30479	47Ω 5% 0.062W
3910	4822 051 30339	33Ω 5% 0.062W
4xxx	4822 051 10008	0Ω 5% 0.25W (1206)
4xxx	4822 051 20008	0Ω 5% 0.25W (0805)

5100	4822 157 11499	BLM11P600SPT
5101	4822 157 11499	BLM11P600SPT
5102	4822 157 11499	BLM11P600SPT
5200	4822 157 11499	BLM11P600SPT
5201	4822 157 11499	BLM11P600SPT
5202	4822 157 11499	BLM11P600SPT
5203	4822 157 11499	BLM11P600SPT
5300	4822 157 11499	BLM11P600SPT
5301	4822 157 11499	BLM11P600SPT
5302	4822 157 11499	BLM11P600SPT
5401	4822 157 11499	BLM11P600SPT
5402	4822 157 11499	BLM11P600SPT
5502	4822 157 71206	BLM21A601SPT
5504	2422 549 43303	IND FXD SM EMI 100mH z 600R R
5505	4822 157 71206	BLM21A601SPT
5600	4822 157 11499	BLM11P600SPT
5601	4822 157 11499	BLM11P600SPT
5602	4822 157 11499	BLM11P600SPT
5603	4822 157 11499	BLM11P600SPT
5700	4822 157 11499	BLM11P600SPT
5701	4822 157 70651	12μH (NL322522T-120J)
5702	4822 157 11499	BLM11P600SPT
5703	4822 157 11499	BLM11P600SPT
5704	4822 157 11717	BLM31P500SPT
5705	4822 157 11499	BLM11P600SPT
5706	4822 157 70651	12μH (NL322522T-120J)
5707	4822 157 11499	BLM11P600SPT
5708	4822 157 11717	BLM31P500SPT
5712	4822 157 70651	12μH (NL322522T-120J)
5713	4822 157 11499	BLM11P600SPT
5714	4822 157 11499	BLM11P600SPT
5715	4822 157 70651	12μH (NL322522T-120J)
5716	4822 157 11717	BLM31P500SPT
5717	4822 157 11499	BLM11P600SPT
5718	4822 157 11499	BLM11P600SPT
5719	4822 157 11499	BLM11P600SPT
5720	4822 157 11499	BLM11P600SPT
5721	4822 157 11499	BLM11P600SPT
5722	4822 157 70651	12μH (NL322522T-120J)
5723	4822 157 11499	BLM11P600SPT
5724	4822 157 70651	12μH (NL322522T-120J)
5801	4822 157 11499	BLM11P600SPT
5901	2422 549 43303	IND FXD SM EMI 100mH z 600R R
5902	2422 549 43303	IND FXD SM EMI 100mH z 600R R
5904	2422 549 43303	IND FXD SM EMI 100mH z 600R R
5905	2422 549 43303	IND FXD SM EMI 100mH z 600R R



6100	4822 130 11397	BAS316
6101	4822 130 11397	BAS316
6300	9322 128 69685	S1D
6301	9322 128 69685	S1D
6302	9322 128 69685	S1D
6400	4822 130 11397	BAS316



7100	9340 425 30115	TRA SIG SM BC847BPN (PHSE) R
7101	4822 209 32073	MC34072D
7102	4822 209 90927	L78L05ACD
7103	5322 130 60159	BC846B
7105	9352 703 49118	IC SM TZA1033HL/K2 (PHSE) R
7106	4822 209 32073	MC34072D
7107	5322 130 60845	BC807-25
7108	4822 130 42804	BC817-25
7109	9337 331 10215	FET SIG SM BST82 (PHSE) R
7110	5322 130 42718	BFS20
7111	5322 130 42718	BFS20
7200	9322 163 27685	IC SM NCP301LSN45 (ONSE) R
7201	4822 130 60373	BC856B
7202	9340 425 30115	TRA SIG SM BC847BPN (PHSE) R
7207	9352 681 05557	IC SM SAA7812HL/M3B (PHSE) Y
7300	9322 139 85668	BA6665FM
7301	4822 209 30095	LM833D
7303	4822 209 17229	BA5938FM
7305	9322 136 29668	L78M09CDT
7400	9322 130 41668	IC SM M24C64-WMN6 (ST00) R
7404	5322 130 60159	BC846B
7405	5322 130 60159	BC846B
7406	9352 499 80118	IC SM 74LVC00APW (PHSE) R
7409	5322 130 60159	BC846B
7412	9322 178 88685	IC SM NCP301LSN27 (ONSE) R
7413	4822 130 60373	BC856B
7500	9322 166 67668	IC SM MT48LC4M16A2TG- 7E(MRN0)R
7502	9322 166 67668	IC SM MT48LC4M16A2TG- 7E(MRN0)R
7508	9340 425 20115	TRA SIG SM BC847BS (PHSE) R
7601	9322 181 01671	IC SM STI5580EVB (ST00) Y
7700	9965 000 04199	BSN20
7701	9340 425 30115	TRA SIG SM BC847BPN (PHSE) R
7703	9965 000 04199	BSN20
7704	9322 142 88668	IC SM LF25CDT (ST00) R
7705	9340 425 30115	TRA SIG SM BC847BPN (PHSE) R
7707	9322 142 88668	IC SM LF25CDT (ST00) R
7709	9340 425 30115	TRA SIG SM BC847BPN (PHSE) R
7713	9322 179 78668	IC SM LF18ABDT (ST00) R
7714	9340 425 30115	TRA SIG SM BC847BPN (PHSE) R
7716	4822 209 17398	LD1117DT33
7717	9340 425 30115	TRA SIG SM BC847BPN (PHSE) R
7719	4822 209 17398	LD1117DT33
7720	9352 456 80115	74HCT1G125GW
7721	9340 425 30115	TRA SIG SM BC847BPN (PHSE) R
7800	9352 708 12557	IC SM SAA7893HL/C2 (PHSE) Y
7801	5322 130 42718	BFS20
7803	9352 317 20118	IC SM 74LVC125APW (PHSE) R
7901	9322 151 71668	IC SM MK2703STR (M1CL) R
7902	9322 184 32668	IC SM ICS612G-01 (ICSI) R
7904	9351 742 20118	IC SM 74HCT04PW (PHSE) R

### Module SD4.00SA\_CH

#### Various

0001	9305 023 61114	VAL6011/14
------	----------------	------------